Home
last modified time | relevance | path

Searched refs:LLRINT (Results 1 – 25 of 27) sorted by relevance

12

/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/
DConstrainedOps.def68 FUNCTION(llrint, 1, 1, experimental_constrained_llrint, LLRINT)
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h643 LROUND, LLROUND, LRINT, LLRINT, enumerator
/external/llvm-project/llvm/include/llvm/IR/
DConstrainedOps.def82 DAG_FUNCTION(llrint, 1, 1, experimental_constrained_llrint, LLRINT)
/external/llvm-project/llvm/include/llvm/CodeGen/
DISDOpcodes.h816 LLRINT, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCTargetTransformInfo.cpp317 case Intrinsic::llrint: Opcode = ISD::LLRINT; break; in mightUseCTR()
DPPCISelLowering.cpp396 setOperationAction(ISD::LLRINT, MVT::f64, Legal); in PPCTargetLowering()
397 setOperationAction(ISD::LLRINT, MVT::f32, Legal); in PPCTargetLowering()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp351 case ISD::LLRINT: return "llrint"; in getOperationName()
DLegalizeFloatTypes.cpp791 case ISD::LLRINT: Res = SoftenFloatOp_LLRINT(N); break; in SoftenFloatOperand()
1669 case ISD::LLRINT: Res = ExpandFloatOp_LLRINT(N); break; in ExpandFloatOperand()
DLegalizeIntegerTypes.cpp1822 case ISD::LLRINT: ExpandIntRes_LLROUND_LLRINT(N, Lo, Hi); break; in ExpandIntegerResult()
2749 } else if (N->getOpcode() == ISD::LLRINT || in ExpandIntRes_LLROUND_LLRINT()
DLegalizeDAG.cpp1008 case ISD::LLRINT: in LegalizeOp()
4093 case ISD::LLRINT: in ConvertNodeToLibcall()
DSelectionDAGBuilder.cpp6211 case Intrinsic::llrint: Opcode = ISD::LLRINT; break; in visitIntrinsicCall()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp363 case ISD::LLRINT: return "llrint"; in getOperationName()
DLegalizeFloatTypes.cpp829 case ISD::LLRINT: Res = SoftenFloatOp_LLRINT(N); break; in SoftenFloatOperand()
1759 case ISD::LLRINT: Res = ExpandFloatOp_LLRINT(N); break; in ExpandFloatOperand()
DLegalizeDAG.cpp1007 case ISD::LLRINT: in LegalizeOp()
4271 case ISD::LLRINT: in ConvertNodeToLibcall()
DLegalizeIntegerTypes.cpp2051 case ISD::LLRINT: ExpandIntRes_LLROUND_LLRINT(N, Lo, Hi); break; in ExpandIntegerResult()
3076 } else if (N->getOpcode() == ISD::LLRINT || in ExpandIntRes_LLROUND_LLRINT()
DSelectionDAGBuilder.cpp6099 case Intrinsic::llrint: Opcode = ISD::LLRINT; break; in visitIntrinsicCall()
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCTargetTransformInfo.cpp476 case Intrinsic::llrint: Opcode = ISD::LLRINT; break; in mightUseCTR()
DPPCISelLowering.cpp498 setOperationAction(ISD::LLRINT, MVT::f64, Legal); in PPCTargetLowering()
499 setOperationAction(ISD::LLRINT, MVT::f32, Legal); in PPCTargetLowering()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp759 setOperationAction(ISD::LLRINT, VT, Expand); in initActions()
/external/llvm-project/llvm/lib/CodeGen/
DTargetLoweringBase.cpp880 setOperationAction(ISD::LLRINT, VT, Expand); in initActions()
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td472 def llrint : SDNode<"ISD::LLRINT" , SDTFPToIntOp>;
/external/llvm-project/llvm/include/llvm/Target/
DTargetSelectionDAG.td479 def llrint : SDNode<"ISD::LLRINT" , SDTFPToIntOp>;
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.cpp273 setOperationAction(ISD::LLRINT, MVT::f32, Custom); in X86TargetLowering()
274 setOperationAction(ISD::LLRINT, MVT::f64, Custom); in X86TargetLowering()
278 setOperationAction(ISD::LLRINT, MVT::i64, Custom); in X86TargetLowering()
676 setOperationAction(ISD::LLRINT, MVT::f80, Custom); in X86TargetLowering()
29776 case ISD::LLRINT: return LowerLRINT_LLRINT(Op, DAG); in LowerOperation()
30310 case ISD::LLRINT: { in ReplaceNodeResults()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp520 setOperationAction(ISD::LLRINT, Ty, Legal); in AArch64TargetLowering()
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp652 setOperationAction(ISD::LLRINT, Ty, Legal); in AArch64TargetLowering()

12