/external/llvm-project/llvm/lib/Target/AArch64/GISel/ |
D | AArch64PostSelectOptimize.cpp | 118 LiveRegUnits LRU(*MBB.getParent()->getSubtarget().getRegisterInfo()); in optimizeNZCVDefs() local 119 LRU.addLiveOuts(MBB); in optimizeNZCVDefs() 120 bool NZCVDead = LRU.available(AArch64::NZCV); in optimizeNZCVDefs() 123 LRU.stepBackward(II); in optimizeNZCVDefs() 134 bool NZCVDeadAtCurrInstr = LRU.available(AArch64::NZCV); in optimizeNZCVDefs()
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | MachineOutliner.h | 72 LiveRegUnits LRU; member 145 LRU.init(TRI); in initLRU() 146 LRU.addLiveOuts(*MBB); in initLRU() 151 [this](MachineInstr &MI) { LRU.stepBackward(MI); }); in initLRU()
|
/external/llvm-project/llvm/include/llvm/CodeGen/ |
D | MachineOutliner.h | 73 LiveRegUnits LRU; member 146 LRU.init(TRI); in initLRU() 147 LRU.addLiveOuts(*MBB); in initLRU() 152 [this](MachineInstr &MI) { LRU.stepBackward(MI); }); in initLRU()
|
/external/llvm-project/clang-tools-extra/clangd/ |
D | TUScheduler.cpp | 122 if (It == LRU.end() || !It->second) in getUsedBytes() 131 assert(findByKey(K) == LRU.end()); in put() 133 LRU.insert(LRU.begin(), {K, std::move(V)}); in put() 134 if (LRU.size() <= MaxRetainedASTs) in put() 137 std::unique_ptr<ParsedAST> ForCleanup = std::move(LRU.back().second); in put() 138 LRU.pop_back(); in put() 153 if (Existing == LRU.end()) { in take() 161 LRU.erase(Existing); in take() 172 return llvm::find_if(LRU, [K](const KVPair &P) { return P.first == K; }); in findByKey() 179 std::vector<KVPair> LRU; /* GUARDED_BY(Mut) */ member in clang::clangd::TUScheduler::ASTCache
|
/external/glide/third_party/disklrucache/ |
D | README.third_party | 7 Java implementation of a Disk-based LRU cache which specifically targets Android compatibility.
|
D | README.md | 1 Disk LRU Cache
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | MachineTraceMetrics.cpp | 745 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsDownwards() local 746 LRU.MI = UseMI; in updatePhysDepsDownwards() 747 LRU.Op = DefOp; in updatePhysDepsDownwards() 936 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsUpwards() local 938 if (LRU.Cycle <= Height && LRU.MI != &MI) { in updatePhysDepsUpwards() 939 LRU.Cycle = Height; in updatePhysDepsUpwards() 940 LRU.MI = &MI; in updatePhysDepsUpwards() 941 LRU.Op = ReadOps[i]; in updatePhysDepsUpwards()
|
/external/llvm/lib/CodeGen/ |
D | MachineTraceMetrics.cpp | 739 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsDownwards() local 740 LRU.MI = UseMI; in updatePhysDepsDownwards() 741 LRU.Op = DefOp; in updatePhysDepsDownwards() 911 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsUpwards() local 913 if (LRU.Cycle <= Height && LRU.MI != &MI) { in updatePhysDepsUpwards() 914 LRU.Cycle = Height; in updatePhysDepsUpwards() 915 LRU.MI = &MI; in updatePhysDepsUpwards() 916 LRU.Op = ReadOps[i]; in updatePhysDepsUpwards()
|
/external/llvm-project/llvm/lib/CodeGen/ |
D | MachineTraceMetrics.cpp | 744 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsDownwards() local 745 LRU.MI = UseMI; in updatePhysDepsDownwards() 746 LRU.Op = DefOp; in updatePhysDepsDownwards() 936 LiveRegUnit &LRU = RegUnits[*Units]; in updatePhysDepsUpwards() local 938 if (LRU.Cycle <= Height && LRU.MI != &MI) { in updatePhysDepsUpwards() 939 LRU.Cycle = Height; in updatePhysDepsUpwards() 940 LRU.MI = &MI; in updatePhysDepsUpwards() 941 LRU.Op = ReadOps[I]; in updatePhysDepsUpwards()
|
/external/autotest/site_utils/rpm_control_system/ |
D | rpm_config.ini | 24 # Size of the LRU that holds power management unit information related
|
/external/rust/crates/hashlink/ |
D | CHANGELOG.md | 22 moving the entry in the LRU list
|
D | README.md | 12 One important API change is that when a `LinkedHashMap` is used as a LRU cache,
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
D | RISCVInstrInfo.cpp | 677 LiveRegUnits LRU = C.LRU; in getOutliningCandidateInfo() local 678 return !LRU.available(RISCV::X5); in getOutliningCandidateInfo()
|
/external/llvm-project/llvm/lib/Target/RISCV/ |
D | RISCVInstrInfo.cpp | 745 LiveRegUnits LRU = C.LRU; in getOutliningCandidateInfo() local 746 return !LRU.available(RISCV::X5); in getOutliningCandidateInfo()
|
/external/python/cpython3/Doc/library/ |
D | functools.rst | 150 If *maxsize* is set to ``None``, the LRU feature is disabled and the cache can 175 An `LRU (least recently used) cache 176 <https://en.wikipedia.org/wiki/Cache_replacement_policies#Least_recently_used_(LRU)>`_ 182 In general, the LRU cache should only be used when you want to reuse 187 Example of an LRU cache for static web content::
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 5516 C.LRU.available(Reg) && C.UsedInSequence.available(Reg)) in findRegisterToSaveLRTo() 5755 LiveRegUnits LRU = C.LRU; in getOutliningCandidateInfo() local 5756 return (!LRU.available(AArch64::W16) || !LRU.available(AArch64::W17) || in getOutliningCandidateInfo() 5757 !LRU.available(AArch64::NZCV)); in getOutliningCandidateInfo() 5885 if (C.LRU.available(AArch64::LR) && !IsNoReturn) { in getOutliningCandidateInfo() 5999 LiveRegUnits LRU(getRegisterInfo()); in isMBBSafeToOutlineFrom() local 6002 [&LRU](MachineInstr &MI) { LRU.accumulate(MI); }); in isMBBSafeToOutlineFrom() 6005 bool W16AvailableInBlock = LRU.available(AArch64::W16); in isMBBSafeToOutlineFrom() 6006 bool W17AvailableInBlock = LRU.available(AArch64::W17); in isMBBSafeToOutlineFrom() 6007 bool NZCVAvailableInBlock = LRU.available(AArch64::NZCV); in isMBBSafeToOutlineFrom() [all …]
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 5892 C.LRU.available(Reg) && C.UsedInSequence.available(Reg)) in findRegisterToSaveLRTo() 6068 LiveRegUnits LRU = C.LRU; in getOutliningCandidateInfo() local 6069 return (!LRU.available(AArch64::W16) || !LRU.available(AArch64::W17) || in getOutliningCandidateInfo() 6070 !LRU.available(AArch64::NZCV)); in getOutliningCandidateInfo() 6235 if (C.LRU.available(AArch64::LR) && !IsNoReturn) { in getOutliningCandidateInfo() 6324 (!C.LRU.available(AArch64::LR) || !findRegisterToSaveLRTo(C)); in getOutliningCandidateInfo() 6412 LiveRegUnits LRU(getRegisterInfo()); in isMBBSafeToOutlineFrom() local 6415 [&LRU](MachineInstr &MI) { LRU.accumulate(MI); }); in isMBBSafeToOutlineFrom() 6418 bool W16AvailableInBlock = LRU.available(AArch64::W16); in isMBBSafeToOutlineFrom() 6419 bool W17AvailableInBlock = LRU.available(AArch64::W17); in isMBBSafeToOutlineFrom() [all …]
|
/external/llvm-project/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 5659 C.LRU.available(Reg) && C.UsedInSequence.available(Reg)) in findRegisterToSaveLRTo() 5734 LiveRegUnits LRU = C.LRU; in getOutliningCandidateInfo() local 5735 return (!LRU.available(ARM::R12) || !LRU.available(ARM::CPSR)); in getOutliningCandidateInfo() 5797 : C.LRU.available(ARM::LR); in getOutliningCandidateInfo() 5880 LiveRegUnits LRU(getRegisterInfo()); in isMBBSafeToOutlineFrom() local 5883 [&LRU](MachineInstr &MI) { LRU.accumulate(MI); }); in isMBBSafeToOutlineFrom() 5886 bool R12AvailableInBlock = LRU.available(ARM::R12); in isMBBSafeToOutlineFrom() 5887 bool CPSRAvailableInBlock = LRU.available(ARM::CPSR); in isMBBSafeToOutlineFrom() 5895 LRU.addLiveOuts(MBB); in isMBBSafeToOutlineFrom() 5899 if (R12AvailableInBlock && !LRU.available(ARM::R12)) in isMBBSafeToOutlineFrom() [all …]
|
/external/swiftshader/docs/ |
D | SamplingRoutines.md | 23 L3: At the third and last level, we use a generic least-recently-used (LRU) cache, just like the ca…
|
/external/libwebsockets/READMEs/ |
D | README.async-dns.md | 33 - LRU caching
|
/external/llvm-project/llvm/docs/HistoricalNotes/ |
D | 2003-06-25-Reoptimizer1.txt | 125 replacement policy; we have found that this is almost as good as LRU
|
/external/llvm/docs/HistoricalNotes/ |
D | 2003-06-25-Reoptimizer1.txt | 125 replacement policy; we have found that this is almost as good as LRU
|
/external/tensorflow/tensorflow/core/platform/cloud/ |
D | ram_file_block_cache_test.cc | 271 TEST(RamFileBlockCacheTest, LRU) { in TEST() argument
|
/external/lottie/ |
D | CHANGELOG.md | 123 * Properly limited the LRU cache an enable its maximum size to be configured. 151 …* All APIs now have a mandatory cacheKey that uses an LRU cache rather than a strong/weak ref cach…
|
/external/tensorflow/tensorflow/c/experimental/filesystem/plugins/gcs/ |
D | ram_file_block_cache_test.cc | 282 TEST(RamFileBlockCacheTest, LRU) { in TEST() argument
|