| /external/llvm-project/lld/test/ELF/ |
| D | arm-tls-norelax-gd-ie.s | 25 .Lt0: .word y(TLSGD) + (. - .L0 - 8) label
|
| D | arm-tls-norelax-gd-le.s | 25 .Lt0: .word x(TLSGD) + (. - .L0 - 8) label
|
| D | arm-tls-norelax-ie-le.s | 24 .Lt0: .word x1(gottpoff) + (. - .L0 - 8) label
|
| D | arm-tls-le32.s | 20 .Lt0: .word x(TPOFF) label
|
| D | arm-tls-ie32.s | 28 .Lt0: .word x(gottpoff) + (. - .L0 - 8) label
|
| D | arm-tls-gd32.s | 30 .Lt0: .word x(TLSGD) + (. - .L0 - 8) label
|
| D | arm-tls-gd-nonpreemptible.s | 36 .Lt0: .word x1(TLSGD) + (. - .L0 - 8) label
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 1619 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOGT); in LowerFCEIL() local
1621 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFCEIL()
1840 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOLT); in LowerFFLOOR() local
1842 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFFLOOR()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPULegalizerInfo.cpp | 1402 auto Lt0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, Src, Zero); in legalizeFceil() local
1404 auto And = B.buildAnd(S1, Lt0, NeTrunc); in legalizeFceil()
|
| D | AMDGPUISelLowering.cpp | 2055 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOGT); in LowerFCEIL() local
2057 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFCEIL()
2282 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOLT); in LowerFFLOOR() local
2284 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFFLOOR()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 2123 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOGT); in LowerFCEIL() local
2125 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFCEIL()
2280 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOLT); in LowerFFLOOR() local
2282 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFFLOOR()
|
| D | AMDGPULegalizerInfo.cpp | 1906 auto Lt0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, Src, Zero); in legalizeFceil() local
1908 auto And = B.buildAnd(S1, Lt0, NeTrunc); in legalizeFceil()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | LegalizerHelper.cpp | 4151 auto Lt0 = MIRBuilder.buildFCmp(CmpInst::FCMP_OLT, CondTy, in lowerIntrinsicRound() local
4155 auto And = MIRBuilder.buildAnd(CondTy, Lt0, NeTrunc); in lowerIntrinsicRound()
|
| /external/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| D | LegalizerHelper.cpp | 5542 auto Lt0 = MIRBuilder.buildFCmp(CmpInst::FCMP_OLT, CondTy, in lowerFFloor() local
5546 auto And = MIRBuilder.buildAnd(CondTy, Lt0, NeTrunc); in lowerFFloor()
|