Home
last modified time | relevance | path

Searched refs:MCOperand_getReg (Results 1 – 22 of 22) sorted by relevance

/external/capstone/arch/ARM/
DARMInstPrinter.c506 printRegName(MI->csh, O, MCOperand_getReg(Dst)); in ARM_printInst()
509 …->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = MCOperand_getReg(Dst); in ARM_printInst()
515 printRegName(MI->csh, O, MCOperand_getReg(MO1)); in ARM_printInst()
519 …->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = MCOperand_getReg(MO1); in ARM_printInst()
525 printRegName(MI->csh, O, MCOperand_getReg(MO2)); in ARM_printInst()
528 …->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = MCOperand_getReg(MO2); in ARM_printInst()
568 printRegName(MI->csh, O, MCOperand_getReg(Dst)); in ARM_printInst()
571 …->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = MCOperand_getReg(Dst); in ARM_printInst()
577 printRegName(MI->csh, O, MCOperand_getReg(MO1)); in ARM_printInst()
580 …->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = MCOperand_getReg(MO1); in ARM_printInst()
[all …]
DARMGenAsmWriter.inc8745 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
8766 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
8786 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
8917 MCOperand_getReg(MCInst_getOperand(MI, 0)) == ARM_SP) {
9145 MCOperand_getReg(MCInst_getOperand(MI, 0)) == ARM_SP) {
9165 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
9400 MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
9424 MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
9448 MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
9472 MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
[all …]
DARMDisassembler.c1265 WritebackReg = MCOperand_getReg(MCInst_getOperand(Inst, 0)); in DecodeRegListOperand()
1276 if (NeedDisjointWriteback && WritebackReg == MCOperand_getReg(&(Inst->Operands[Inst->size-1]))) in DecodeRegListOperand()
/external/capstone/arch/AArch64/
DAArch64GenAsmWriter.inc7082 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
7091 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7101 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7113 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7138 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7150 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7175 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &&
7185 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &&
7197 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &&
7222 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &&
[all …]
DAArch64InstPrinter.c135 getRegisterName(MCOperand_getReg(Op0), AArch64_NoRegAltName), in AArch64_printInst()
136 getRegisterName(getWRegFromXReg(MCOperand_getReg(Op1)), AArch64_NoRegAltName)); in AArch64_printInst()
146 …at_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = MCOperand_getReg(Op0); in AArch64_printInst()
154 …arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = getWRegFromXReg(MCOperand_getReg(Op1)); in AArch64_printInst()
196 getRegisterName(MCOperand_getReg(Op0), AArch64_NoRegAltName), in AArch64_printInst()
197 getRegisterName(MCOperand_getReg(Op1), AArch64_NoRegAltName)); in AArch64_printInst()
211 …at_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = MCOperand_getReg(Op0); in AArch64_printInst()
219 …at_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = MCOperand_getReg(Op1); in AArch64_printInst()
238 getRegisterName(MCOperand_getReg(Op0), AArch64_NoRegAltName), in AArch64_printInst()
239 getRegisterName(MCOperand_getReg(Op1), AArch64_NoRegAltName)); in AArch64_printInst()
[all …]
/external/capstone/arch/TMS320C64x/
DTMS320C64xInstPrinter.c135 reg = MCOperand_getReg(Op); in printOperand()
344 unsigned reg = MCOperand_getReg(Op); in printRegPair()
478 (MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 2)))) { in printAliasInstruction()
523 (MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 2)))) { in printAliasInstruction()
543 (MCOperand_getReg(MCInst_getOperand(MI, 0)) == 16)) { in printAliasInstruction()
554 (MCOperand_getReg(MCInst_getOperand(MI, 0)) == 1)) { in printAliasInstruction()
/external/capstone/arch/PowerPC/
DPPCGenAsmWriter.inc4976 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
4996 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5013 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5030 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5047 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5064 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5081 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5098 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5115 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
5132 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
[all …]
DPPCInstPrinter.c144 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 2))) { in PPC_printInst()
569 unsigned CCReg = MCOperand_getReg(MCInst_getOperand(MI, OpNo)); in printcrbitm()
598 if (MCOperand_getReg(MCInst_getOperand(MI, OpNo + 1)) == PPC_R0) in printMemRegImm()
612 if (MCOperand_getReg(MCInst_getOperand(MI, OpNo)) == PPC_R0) in printMemRegReg()
661 unsigned reg = MCOperand_getReg(Op); in printOperand()
746 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe… in printAliasInstrEx()
805 int cr = getBICRCond(MCOperand_getReg(MCInst_getOperand(MI, 1))); in printAliasInstrEx()
852 int cr = getBICRCond(MCOperand_getReg(MCInst_getOperand(MI, 1))); in printAliasInstrEx()
909 int cr = getBICR(MCOperand_getReg(MCInst_getOperand(MI, 1))); in printAliasInstrEx()
919 cr = getBICRCond(MCOperand_getReg(MCInst_getOperand(MI, 1))); in printAliasInstrEx()
[all …]
/external/capstone/arch/SystemZ/
DSystemZInstPrinter.c82 reg = MCOperand_getReg(MO); in _printOperand()
337 printAddress(MI, MCOperand_getReg(MCInst_getOperand(MI, OpNum)), in printBDAddrOperand()
343 printAddress(MI, MCOperand_getReg(MCInst_getOperand(MI, OpNum)), in printBDXAddrOperand()
345 MCOperand_getReg(MCInst_getOperand(MI, OpNum + 2)), O); in printBDXAddrOperand()
350 unsigned Base = MCOperand_getReg(MCInst_getOperand(MI, OpNum)); in printBDLAddrOperand()
379 unsigned Base = MCOperand_getReg(MCInst_getOperand(MI, OpNum)); in printBDRAddrOperand()
381 uint64_t Length = MCOperand_getReg(MCInst_getOperand(MI, OpNum + 2)); in printBDRAddrOperand()
406 printAddress(MI, MCOperand_getReg(MCInst_getOperand(MI, OpNum)), in printBDVAddrOperand()
408 MCOperand_getReg(MCInst_getOperand(MI, OpNum + 2)), O); in printBDVAddrOperand()
/external/capstone/arch/Sparc/
DSparcInstPrinter.c117 switch (MCOperand_getReg(MCInst_getOperand(MI, 0))) { in printSparcAliasInstr()
122 switch(MCOperand_getReg(MCInst_getOperand(MI, 1))) { in printSparcAliasInstr()
147 (MCOperand_getReg(MCInst_getOperand(MI, 0)) != SP_FCC0)) in printSparcAliasInstr()
173 reg = MCOperand_getReg(MO); in printOperand()
299 if (MCOperand_isReg(MO) && (MCOperand_getReg(MO) == SP_G0)) { in printMemOperand()
DSparcGenAsmWriter.inc1221 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
3924 MCOperand_getReg(MCInst_getOperand(MI, 1)) == SP_G0) {
3934 MCOperand_getReg(MCInst_getOperand(MI, 1)) == SP_G0 &&
3944 MCOperand_getReg(MCInst_getOperand(MI, 0)) == SP_G0 &&
3945 MCOperand_getReg(MCInst_getOperand(MI, 1)) == SP_G0 &&
3946 MCOperand_getReg(MCInst_getOperand(MI, 2)) == SP_G0) {
3981 MCOperand_getReg(MCInst_getOperand(MI, 0)) == SP_G0 &&
3998 MCOperand_getReg(MCInst_getOperand(MI, 0)) == SP_G0 &&
4015 MCOperand_getReg(MCInst_getOperand(MI, 0)) == SP_G0 &&
4032 MCOperand_getReg(MCInst_getOperand(MI, 0)) == SP_G0 &&
[all …]
/external/capstone/arch/X86/
DX86ATTInstPrinter.c332 printRegName(O, MCOperand_getReg(Op)); in _printOperand()
421 reg = MCOperand_getReg(SegReg); in printSrcIdx()
546 reg = MCOperand_getReg(SegReg); in printMemOffset()
665 unsigned int reg = MCOperand_getReg(Op); in printOperand()
819 …sn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.base = MCOperand_getReg(BaseReg); in printMemReference()
820 …->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = MCOperand_getReg(IndexReg); in printMemReference()
829 segreg = MCOperand_getReg(SegReg); in printMemReference()
844 if (MCOperand_getReg(IndexReg) || MCOperand_getReg(BaseReg)) { in printMemReference()
861 if (MCOperand_getReg(IndexReg) || MCOperand_getReg(BaseReg)) { in printMemReference()
864 if (MCOperand_getReg(BaseReg)) in printMemReference()
[all …]
DX86IntelInstPrinter.c484 printRegName(O, MCOperand_getReg(Op)); in _printOperand()
543 reg = MCOperand_getReg(SegReg); in printSrcIdx()
679 reg = MCOperand_getReg(SegReg); in printMemOffset()
896 unsigned int reg = MCOperand_getReg(Op); in printOperand()
1034 …sn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.base = MCOperand_getReg(BaseReg); in printMemReference()
1035 …->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = MCOperand_getReg(IndexReg); in printMemReference()
1046 reg = MCOperand_getReg(SegReg); in printMemReference()
1057 if (MCOperand_getReg(BaseReg)) { in printMemReference()
1062 if (MCOperand_getReg(IndexReg)) { in printMemReference()
DX86GenAsmWriter_reduce.inc3169 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
DX86GenAsmWriter1_reduce.inc4587 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
DX86GenAsmWriter1.inc20505 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
DX86GenAsmWriter.inc21124 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
/external/capstone/arch/Mips/
DMipsInstPrinter.c108 MCOperand_getReg(MCInst_getOperand(MI, OpNo)) == R); in isReg()
193 unsigned int reg = MCOperand_getReg(Op); in printOperand()
305 printRegName(O, MCOperand_getReg(MCInst_getOperand(MI, opNum))); in printRegisterPair()
411 reg = MCOperand_getReg(MCInst_getOperand(MI, i)); in printRegisterList()
DMipsGenAsmWriter.inc5291 …) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOpe…
5304 MCOperand_getReg(MCInst_getOperand(MI, 2)) == Mips_ZERO) {
5312 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5320 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5328 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5336 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5344 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
5352 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
5360 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
5368 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
[all …]
/external/capstone/
DMCInst.h57 unsigned MCOperand_getReg(const MCOperand *op);
DMCInst.c115 unsigned MCOperand_getReg(const MCOperand *op) in MCOperand_getReg() function
/external/capstone/arch/XCore/
DXCoreInstPrinter.c193 reg = MCOperand_getReg(MO); in _printOperand()