Home
last modified time | relevance | path

Searched refs:MODE_SP_ELX (Results 1 – 25 of 57) sorted by relevance

123

/external/arm-trusted-firmware/plat/socionext/uniphier/
Duniphier_image_desc.c49 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
71 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
89 .ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/intel/soc/common/
Dbl2_plat_mem_params_desc.c48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/renesas/common/
Dbl2_plat_mem_params_desc.c33 MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS),
71 .ep_info.spsr = SPSR_64(BL33_MODE, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/layerscape/common/aarch64/
Dls_bl2_mem_params_desc.c34 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
55 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/qemu/common/
Dqemu_bl2_mem_params_desc.c29 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
46 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/hisilicon/poplar/
Dbl2_plat_mem_params_desc.c48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/hisilicon/hikey960/
Dhikey960_bl2_mem_params_desc.c48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/hisilicon/hikey/
Dhikey_bl2_mem_params_desc.c48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
Dhikey_bl1_setup.c161 ep_info->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl1_plat_set_ep_info()
/external/arm-trusted-firmware/plat/marvell/armada/common/aarch64/
Dmarvell_bl2_mem_params_desc.c49 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
69 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
Dmarvell_common.c125 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in marvell_get_spsr_for_bl33_entry()
/external/arm-trusted-firmware/plat/ti/k3/common/
Dk3_bl31_setup.c55 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in k3_get_spsr_for_bl33_entry()
76 bl32_image_ep_info.spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl31_early_platform_setup2()
/external/arm-trusted-firmware/plat/arm/common/aarch64/
Darm_bl2_mem_params_desc.c47 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
67 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
Dexecution_state_switch.c139 spsr = SPSR_64((u_register_t) el, MODE_SP_ELX, in arm_execution_state_switch()
/external/arm-trusted-firmware/plat/arm/board/juno/
Djuno_bl2_setup.c27 bl_mem_params->ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX, in arm_bl2_plat_handle_post_image_load()
/external/arm-trusted-firmware/plat/xilinx/common/
Dplat_startup.c232 bl32->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in fsbl_atf_handover()
252 bl33->spsr = SPSR_64(target_el, MODE_SP_ELX, in fsbl_atf_handover()
/external/arm-trusted-firmware/plat/intel/soc/common/aarch64/
Dplatform_common.c57 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in socfpga_get_spsr_for_bl33_entry()
/external/arm-trusted-firmware/plat/brcm/common/
Dbrcm_common.c52 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in brcm_get_spsr_for_bl33_entry()
Dbrcm_bl2_mem_params_desc.c47 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t132/
Dplat_sip_calls.c31 #define SPSR64 SPSR_64(MODE_EL2, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS)
/external/arm-trusted-firmware/bl1/aarch64/
Dbl1_context_mgmt.c82 (uint64_t)MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in bl1_prepare_next_image()
/external/arm-trusted-firmware/services/spd/tspd/
Dtspd_common.c58 MODE_SP_ELX, in tspd_init_tsp_ep_state()
/external/arm-trusted-firmware/plat/xilinx/versal/
Dbl31_versal_setup.c52 bl33_image_ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX, in bl31_set_default_config()
/external/arm-trusted-firmware/services/spd/opteed/
Dopteed_common.c48 optee_entry_point->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in opteed_init_optee_ep_state()
/external/arm-trusted-firmware/plat/layerscape/common/
Dls_common.c160 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in ls_get_spsr_for_bl33_entry()

123