/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | LiveRegUnits.cpp | 46 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in stepBackward() local 47 if (MOP.isRegMask()) { in stepBackward() 48 removeRegsNotPreserved(MOP.getRegMask()); in stepBackward() 52 if (MOP.isDef()) in stepBackward() 53 removeReg(MOP.getReg()); in stepBackward() 57 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in stepBackward() local 58 if (!MOP.isReg() || !MOP.readsReg()) in stepBackward() 60 addReg(MOP.getReg()); in stepBackward() 66 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in accumulate() local 67 if (MOP.isRegMask()) { in accumulate() [all …]
|
D | LivePhysRegs.cpp | 46 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in removeDefs() local 47 if (MOP.isRegMask()) { in removeDefs() 48 removeRegsInMask(MOP); in removeDefs() 52 if (MOP.isDef()) in removeDefs() 53 removeReg(MOP.getReg()); in removeDefs() 59 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in addUses() local 60 if (!MOP.isReg() || !MOP.readsReg()) in addUses() 62 addReg(MOP.getReg()); in addUses()
|
/external/llvm-project/llvm/lib/CodeGen/ |
D | LiveRegUnits.cpp | 42 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in stepBackward() local 43 if (MOP.isRegMask()) { in stepBackward() 44 removeRegsNotPreserved(MOP.getRegMask()); in stepBackward() 48 if (MOP.isDef()) in stepBackward() 49 removeReg(MOP.getReg()); in stepBackward() 53 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in stepBackward() local 54 if (!MOP.isReg() || !MOP.readsReg()) in stepBackward() 56 addReg(MOP.getReg()); in stepBackward() 62 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in accumulate() local 63 if (MOP.isRegMask()) { in accumulate() [all …]
|
D | LivePhysRegs.cpp | 46 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in removeDefs() local 47 if (MOP.isRegMask()) { in removeDefs() 48 removeRegsInMask(MOP); in removeDefs() 52 if (MOP.isDef()) in removeDefs() 53 removeReg(MOP.getReg()); in removeDefs() 59 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) { in addUses() local 60 if (!MOP.isReg() || !MOP.readsReg()) in addUses() 62 addReg(MOP.getReg()); in addUses()
|
D | MachineOutliner.cpp | 805 for (MachineOperand &MOP : MI->operands()) { in outline() 807 if (!MOP.isReg()) in outline() 810 if (MOP.isDef()) { in outline() 812 DefRegs.insert(MOP.getReg()); in outline() 813 if (UseRegs.count(MOP.getReg())) in outline() 816 UseRegs.erase(MOP.getReg()); in outline() 817 } else if (!MOP.isUndef()) { in outline() 820 UseRegs.insert(MOP.getReg()); in outline()
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64LoadStoreOptimizer.cpp | 757 bool isDef = any_of(I.operands(), [DefReg, TRI](MachineOperand &MOP) { in forAllMIsUntilDef() argument 758 return MOP.isReg() && MOP.isDef() && !MOP.isDebug() && MOP.getReg() && in forAllMIsUntilDef() 759 TRI->regsOverlap(MOP.getReg(), DefReg); in forAllMIsUntilDef() 772 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) in updateDefinedRegisters() local 773 if (MOP.isReg() && MOP.isKill()) in updateDefinedRegisters() 774 Units.removeReg(MOP.getReg()); in updateDefinedRegisters() 776 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) in updateDefinedRegisters() local 777 if (MOP.isReg() && !MOP.isKill()) in updateDefinedRegisters() 778 Units.addReg(MOP.getReg()); in updateDefinedRegisters() 822 for (auto &MOP : MI.operands()) { in mergePairedInsns() local [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64LoadStoreOptimizer.cpp | 757 bool isDef = any_of(I->operands(), [DefReg, TRI](MachineOperand &MOP) { in forAllMIsUntilDef() argument 758 return MOP.isReg() && MOP.isDef() && !MOP.isDebug() && MOP.getReg() && in forAllMIsUntilDef() 759 TRI->regsOverlap(MOP.getReg(), DefReg); in forAllMIsUntilDef() 772 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) in updateDefinedRegisters() local 773 if (MOP.isReg() && MOP.isKill()) in updateDefinedRegisters() 774 Units.removeReg(MOP.getReg()); in updateDefinedRegisters() 776 for (const MachineOperand &MOP : phys_regs_and_masks(MI)) in updateDefinedRegisters() local 777 if (MOP.isReg() && !MOP.isKill()) in updateDefinedRegisters() 778 Units.addReg(MOP.getReg()); in updateDefinedRegisters() 822 for (auto &MOP : MI.operands()) { in mergePairedInsns() local [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | LiveRegUnits.h | 169 [](const MachineOperand &MOP) { in phys_regs_and_masks() 170 return MOP.isRegMask() || (MOP.isReg() && !MOP.isDebug() && in phys_regs_and_masks() 171 Register::isPhysicalRegister(MOP.getReg())); in phys_regs_and_masks()
|
/external/llvm-project/llvm/include/llvm/CodeGen/ |
D | LiveRegUnits.h | 169 [](const MachineOperand &MOP) { in phys_regs_and_masks() 170 return MOP.isRegMask() || (MOP.isReg() && !MOP.isDebug() && in phys_regs_and_masks() 171 Register::isPhysicalRegister(MOP.getReg())); in phys_regs_and_masks()
|
/external/icu/icu4c/source/data/curr/ |
D | zh_Hant_MO.txt | 7 MOP{ 8 "MOP$",
|
D | pt_MO.txt | 7 MOP{ 8 "MOP$",
|
D | en_MO.txt | 7 MOP{ 8 "MOP$",
|
D | zh_Hans_MO.txt | 10 MOP{ 11 "MOP$",
|
D | mt.txt | 334 MOP{ 335 "MOP", 336 "MOP",
|
D | kok.txt | 362 MOP{ 363 "MOP", 994 MOP{
|
D | mzn.txt | 354 MOP{ 355 "MOP", 958 MOP{
|
D | ff_Adlm.txt | 363 MOP{ 364 "MOP", 1013 MOP{
|
D | km.txt | 374 MOP{ 375 "MOP", 1029 MOP{
|
D | kea.txt | 283 MOP{ 284 "MOP", 285 "MOP",
|
D | ps.txt | 366 MOP{ 367 "MOP", 1002 MOP{
|
D | my.txt | 414 MOP{ 415 "MOP", 1123 MOP{
|
D | ks.txt | 550 MOP{ 551 "MOP",
|
D | brx.txt | 606 MOP{ 607 "MOP",
|
D | sd.txt | 366 MOP{ 367 "MOP", 1103 MOP{
|
D | ky.txt | 374 MOP{ 375 "MOP", 1124 MOP{
|