Home
last modified time | relevance | path

Searched refs:MOVBE (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm-project/llvm/test/CodeGen/X86/
Dbswap-wide-int.ll3 ; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+movbe | FileCheck %s --check-prefix=X86-MOVBE
5 …RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+movbe | FileCheck %s --check-prefix=X64-MOVBE
20 ; X86-MOVBE-LABEL: bswap_i64:
21 ; X86-MOVBE: # %bb.0:
22 ; X86-MOVBE-NEXT: movbel {{[0-9]+}}(%esp), %eax
23 ; X86-MOVBE-NEXT: movbel {{[0-9]+}}(%esp), %edx
24 ; X86-MOVBE-NEXT: retl
32 ; X64-MOVBE-LABEL: bswap_i64:
33 ; X64-MOVBE: # %bb.0:
34 ; X64-MOVBE-NEXT: movq %rdi, %rax
[all …]
Drot16.ll3 ; RUN: llc < %s -mtriple=i686-- -mattr=movbe | FileCheck %s --check-prefixes=X86,X86-MOVBE
5 ; RUN: llc < %s -mtriple=x86_64-- -mattr=movbe | FileCheck %s --check-prefixes=X64,X64-MOVBE
243 ; X86-MOVBE-LABEL: rotate16:
244 ; X86-MOVBE: # %bb.0:
245 ; X86-MOVBE-NEXT: movbew {{[0-9]+}}(%esp), %ax
246 ; X86-MOVBE-NEXT: retl
267 ; X86-MOVBE-LABEL: rotate16_in_place_memory:
268 ; X86-MOVBE: # %bb.0:
269 ; X86-MOVBE-NEXT: movl {{[0-9]+}}(%esp), %eax
270 ; X86-MOVBE-NEXT: movzwl (%eax), %ecx
[all …]
Dload-combine.ll3 …c < %s -mtriple=i686-unknown -mattr=+movbe | FileCheck %s --check-prefix=CHECK --check-prefix=MOVBE
51 ; MOVBE-LABEL: load_i32_by_i8_bswap:
52 ; MOVBE: # %bb.0:
53 ; MOVBE-NEXT: movl {{[0-9]+}}(%esp), %eax
54 ; MOVBE-NEXT: movbel (%eax), %eax
55 ; MOVBE-NEXT: retl
190 ; MOVBE-LABEL: load_i32_by_i16_by_i8_bswap:
191 ; MOVBE: # %bb.0:
192 ; MOVBE-NEXT: movl {{[0-9]+}}(%esp), %eax
193 ; MOVBE-NEXT: movbel (%eax), %eax
[all …]
/external/rust/crates/ring/src/
Dcpu.rs346 pub(crate) const MOVBE: Feature = Feature { constant
369 assert_eq!((AVX.mask | MOVBE.mask) >> 22, 0x41); in test_avx_movbe_mask()
/external/mesa3d/src/gallium/drivers/swr/rasterizer/common/
Disa.hpp63 bool MOVBE(void) { return CPU_Rep.f_1_ECX_[22]; } in MOVBE() function in InstructionSet
/external/rust/crates/ring/src/aead/
Dgcm.rs339 cpu::intel::AVX.available(cpu_features) && cpu::intel::MOVBE.available(cpu_features) in has_avx_movbe()
/external/llvm-project/llvm/include/llvm/Support/
DX86TargetParser.def164 X86_FEATURE (MOVBE, "movbe")
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ScheduleZnver2.td562 // MOVBE.
567 def : InstRW<[Zn2WriteMOVBE, ReadAfterLd], (instregex "MOVBE(16|32|64)rm")>;
570 def : InstRW<[Zn2WriteMOVBE], (instregex "MOVBE(16|32|64)mr")>;
DX86ScheduleZnver1.td573 // MOVBE.
578 def : InstRW<[ZnWriteMOVBE, ReadAfterLd], (instregex "MOVBE(16|32|64)rm")>;
581 def : InstRW<[ZnWriteMOVBE], (instregex "MOVBE(16|32|64)mr")>;
DX86SchedBroadwell.td756 def: InstRW<[BWWriteResGroup24], (instregex "MOVBE(16|32|64)mr")>;
998 "MOVBE(16|32|64)rm")>;
DX86SchedSkylakeClient.td751 def: InstRW<[SKLWriteResGroup27], (instregex "MOVBE(16|32|64)mr")>;
1024 "MOVBE(16|32|64)rm")>;
DX86SchedHaswell.td1008 "MOVBE(16|32|64)rm")>;
1053 def: InstRW<[HWWriteResGroup23], (instregex "MOVBE(32|64)mr")>;
DX86SchedSkylakeServer.td775 def: InstRW<[SKXWriteResGroup27], (instregex "MOVBE(16|32|64)mr")>;
1183 "MOVBE(16|32|64)rm")>;
DX86.td210 "Support MOVBE instruction">;
DX86InstrInfo.td2293 // MOVBE Instructions
/external/llvm-project/llvm/lib/Target/X86/
DX86ScheduleZnver2.td571 // MOVBE.
576 def : InstRW<[Zn2WriteMOVBE, ReadAfterLd], (instregex "MOVBE(16|32|64)rm")>;
579 def : InstRW<[Zn2WriteMOVBE], (instregex "MOVBE(16|32|64)mr")>;
DX86ScheduleZnver1.td576 // MOVBE.
581 def : InstRW<[ZnWriteMOVBE, ReadAfterLd], (instregex "MOVBE(16|32|64)rm")>;
584 def : InstRW<[ZnWriteMOVBE], (instregex "MOVBE(16|32|64)mr")>;
DX86SchedBroadwell.td759 def: InstRW<[BWWriteResGroup24], (instregex "MOVBE(16|32|64)mr")>;
1001 "MOVBE(16|32|64)rm")>;
DX86SchedHaswell.td1011 "MOVBE(16|32|64)rm")>;
1056 def: InstRW<[HWWriteResGroup23], (instregex "MOVBE(32|64)mr")>;
DX86SchedSkylakeClient.td754 def: InstRW<[SKLWriteResGroup27], (instregex "MOVBE(16|32|64)mr")>;
1027 "MOVBE(16|32|64)rm")>;
DX86SchedSkylakeServer.td780 def: InstRW<[SKXWriteResGroup27], (instregex "MOVBE(16|32|64)mr")>;
1194 "MOVBE(16|32|64)rm")>;
DX86.td216 "Support MOVBE instruction">;
/external/llvm/lib/Target/X86/
DX86.td172 "Support MOVBE instruction">;
DX86SchedHaswell.td516 // MOVBE.
518 def : InstRW<[Write2P0156_Lat2Ld], (instregex "MOVBE(16|64)rm")>;
DX86InstrInfo.td2079 // MOVBE Instructions

12