Home
last modified time | relevance | path

Searched refs:MPIDR_AFF2_SHIFT (Results 1 – 18 of 18) sorted by relevance

/external/arm-trusted-firmware/plat/arm/common/
Darm_topology.c27 (MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT) | in arm_check_mpidr()
29 cluster_id = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
/external/arm-trusted-firmware/drivers/arm/css/scpi/
Dcss_scpi.c143 state |= ((mpidr >> MPIDR_AFF2_SHIFT) & 0x0f) << 4; /* Cluster ID */ in scpi_set_css_power_state()
200 cluster = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
/external/arm-trusted-firmware/plat/marvell/armada/common/
Dmarvell_topology.c51 MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT)) in marvell_check_mpidr()
/external/arm-trusted-firmware/plat/arm/board/morello/aarch64/
Dmorello_helper.S44 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/tc0/include/
Dtc0_helpers.S42 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/n1sdp/aarch64/
Dn1sdp_helper.S43 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/corstone700/common/
Dcorstone700_helpers.S91 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/css/sgm/aarch64/
Dcss_sgm_helpers.S44 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/css/sgi/aarch64/
Dsgi_helper.S46 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/a5ds/aarch32/
Da5ds_helpers.S117 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/fvp/aarch32/
Dfvp_helpers.S134 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/arm/board/fvp/aarch64/
Dfvp_helpers.S169 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/qti/common/src/
Dqti_common.c65 cluster_id = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK; in plat_qti_my_cluster_pos()
/external/arm-trusted-firmware/plat/arm/board/arm_fpga/aarch64/
Dfpga_helpers.S142 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/external/arm-trusted-firmware/plat/brcm/common/
Dbrcm_scpi.c138 state |= ((mpidr >> MPIDR_AFF2_SHIFT) & 0x0f) << 4; /* Cluster ID */ in scpi_set_brcm_power_state()
/external/arm-trusted-firmware/include/arch/aarch32/
Darch.h35 #define MPIDR_AFF2_SHIFT U(16) macro
48 (((mpidr) >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK)
55 (MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT)|\
/external/arm-trusted-firmware/include/arch/aarch64/
Darch.h37 #define MPIDR_AFF2_SHIFT U(16) macro
52 (((mpidr) >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK)
64 (MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT) | \
/external/arm-trusted-firmware/common/
Dfdt_fixup.c358 mpidr = ((i - 1) << MPIDR_AFF2_SHIFT) | in fdt_add_cpus_node()