Home
last modified time | relevance | path

Searched refs:MVFR0 (Results 1 – 14 of 14) sorted by relevance

/external/vixl/src/aarch32/
Dinstructions-aarch32.cc371 case MVFR0: in GetName()
Dinstructions-aarch32.h901 MVFR0 = 0x7, enumerator
916 case MVFR0: in SpecialFPRegister()
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/CMSIS/Include/
Dcore_cm7.h530 …__IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 … member
1508 …__IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ member
2036 mvfr0 = SCB->MVFR0; in SCB_GetFPUType()
Dcore_cm4.h1303 …__IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ member
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L4A6RG/Drivers/CMSIS/Include/
Dcore_cm7.h530 …__IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 … member
1508 …__IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ member
2036 mvfr0 = SCB->MVFR0; in SCB_GetFPUType()
Dcore_cm4.h1303 …__IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ member
/external/OpenCSD/decoder/tests/snapshots/tc2-ptm-rstk-t32/
Ddevice1.ini246 MVFR0=0x10110222 key
/external/OpenCSD/decoder/tests/snapshots/trace_cov_a15/
Ddevice1.ini246 MVFR0=0x10110222 key
/external/llvm/lib/Target/ARM/
DARMRegisterInfo.td177 def MVFR0 : ARMReg<7, "mvfr0">;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMRegisterInfo.td196 def MVFR0 : ARMReg<7, "mvfr0">;
/external/llvm-project/llvm/lib/Target/ARM/
DARMRegisterInfo.td196 def MVFR0 : ARMReg<7, "mvfr0">;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenRegisterInfo.inc72 MVFR0 = 52,
1545 { ARM::MVFR0 },
DARMGenAsmMatcher.inc5576 MCK_MVFR0, // register class 'MVFR0'
9180 case ARM::MVFR0: OpKind = MCK_MVFR0; break;
/external/OpenCSD/decoder/tests/snapshots/TC2/ds5-dumps/
Detmv3_0x11.txt5945 Instruction 5758 S:0xC0008ED8 0xEEF72A10 30 VMRS r2,MVFR0 false
7685 Instruction 7429 S:0xC0008E70 0xEEF75A10 118 VMRS r5,MVFR0 false