| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 827 NON_EXTLOAD = 0, enumerator
|
| D | SelectionDAGNodes.h | 2084 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD &&
2091 cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 1023 NON_EXTLOAD = 0, enumerator
|
| D | SelectionDAGNodes.h | 2605 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD &&
2612 cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
| D | AVRISelDAGToDAG.cpp | 128 if ((LD->getExtensionType() != ISD::NON_EXTLOAD) || in selectIndexedLoad()
173 if (LD->getExtensionType() != ISD::NON_EXTLOAD || AM != ISD::POST_INC) { in selectIndexedProgMemLoad()
|
| D | AVRISelLowering.cpp | 783 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPreIndexedAddressParts()
838 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPostIndexedAddressParts()
|
| /external/llvm-project/llvm/lib/Target/AVR/ |
| D | AVRISelDAGToDAG.cpp | 128 if ((LD->getExtensionType() != ISD::NON_EXTLOAD) || in selectIndexedLoad()
173 if (LD->getExtensionType() != ISD::NON_EXTLOAD || AM != ISD::POST_INC) { in selectIndexedProgMemLoad()
|
| D | AVRISelLowering.cpp | 782 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPreIndexedAddressParts()
837 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPostIndexedAddressParts()
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 1243 enum LoadExtType { NON_EXTLOAD = 0, EXTLOAD, SEXTLOAD, ZEXTLOAD }; enumerator
|
| D | SelectionDAGNodes.h | 2649 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD &&
2656 cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelDAGToDAG.cpp | 301 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD) in isValidIndexedLoad()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
| D | MSP430ISelDAGToDAG.cpp | 300 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD) in isValidIndexedLoad()
|
| /external/llvm-project/llvm/lib/Target/MSP430/ |
| D | MSP430ISelDAGToDAG.cpp | 300 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD) in isValidIndexedLoad()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.h | 762 ISD::LoadExtType ET = ISD::NON_EXTLOAD) const;
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelDAGToDAG.cpp | 322 if (ValueVT == MVT::i64 && ExtType != ISD::NON_EXTLOAD) { in SelectIndexedLoad()
488 IntExt = ISD::NON_EXTLOAD; in tryLoadOfLoadIntrinsic()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.h | 1007 ISD::LoadExtType ET = ISD::NON_EXTLOAD) const;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 1447 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
1467 ((LoadNode->getExtensionType() == ISD::NON_EXTLOAD) || in LowerLOAD()
1618 ISD::LoadExtType Ext = ISD::NON_EXTLOAD; in LowerFormalArguments()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 1453 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
1473 ((LoadNode->getExtensionType() == ISD::NON_EXTLOAD) || in LowerLOAD()
1624 ISD::LoadExtType Ext = ISD::NON_EXTLOAD; in LowerFormalArguments()
|
| /external/llvm-project/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.h | 1083 ISD::LoadExtType ET = ISD::NON_EXTLOAD) const;
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 1572 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
1591 ((LoadNode->getExtensionType() == ISD::NON_EXTLOAD) || in LowerLOAD()
1779 ISD::LoadExtType Ext = ISD::NON_EXTLOAD; in LowerFormalArguments()
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLoweringHVX.cpp | 1844 ISD::NON_EXTLOAD, false); in SplitHvxMemOp()
1848 ISD::NON_EXTLOAD, false); in SplitHvxMemOp()
1896 ISD::UNINDEXED, ISD::NON_EXTLOAD, false); in WidenHvxLoad()
|
| D | HexagonISelDAGToDAG.cpp | 150 if (ValueVT == MVT::i64 && ExtType != ISD::NON_EXTLOAD) { in SelectIndexedLoad()
290 IntExt = ISD::NON_EXTLOAD; in tryLoadOfLoadIntrinsic()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 205 if (LD->getMemoryVT().isVector() && ExtType != ISD::NON_EXTLOAD) in LegalizeOp()
|
| D | SelectionDAG.cpp | 2261 if (LD->getExtensionType() == ISD::NON_EXTLOAD) in computeKnownBits()
5089 ExtType = ISD::NON_EXTLOAD; in getLoad()
5090 } else if (ExtType == ISD::NON_EXTLOAD) { in getLoad()
5138 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad()
5146 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad()
5397 ID.AddInteger(encodeMemSDNodeFlags(ISD::NON_EXTLOAD, ISD::UNINDEXED, in getMaskedGather()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonISelDAGToDAG.cpp | 150 if (ValueVT == MVT::i64 && ExtType != ISD::NON_EXTLOAD) { in SelectIndexedLoad()
290 IntExt = ISD::NON_EXTLOAD; in tryLoadOfLoadIntrinsic()
|