Home
last modified time | relevance | path

Searched refs:NPLL_ID (Results 1 – 11 of 11) sorted by relevance

/external/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/
Dsoc.c138 plls_suspend(NPLL_ID); in pm_plls_suspend()
155 mmio_write_32(CRU_BASE + PLL_CONS(NPLL_ID, 3), in plls_resume()
156 plls_con[NPLL_ID][3] | PLL_BYPASS_W_MSK); in plls_resume()
183 mmio_write_32(CRU_BASE + PLL_CONS(NPLL_ID, 3), in pm_plls_resume()
184 plls_con[NPLL_ID][3] | PLLS_MODE_WMASK); in pm_plls_resume()
193 mmio_write_32(CRU_BASE + PLL_CONS((NPLL_ID), 3), PLL_SLOW_BITS); in rockchip_soc_soft_reset()
Dsoc.h16 NPLL_ID, enumerator
/external/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/
Dsoc.h31 NPLL_ID, enumerator
54 #define PLL_SLOW_MODE(id) ((id) == NPLL_ID) ? \
57 #define PLL_NORM_MODE(id) ((id) == NPLL_ID) ? \
/external/arm-trusted-firmware/plat/rockchip/rk3399/drivers/soc/
Dsoc.c98 _pll_suspend(NPLL_ID); in disable_dvfs_plls()
308 _pll_resume(NPLL_ID); in enable_dvfs_plls()
333 set_pll_slow_mode(NPLL_ID); in soc_global_soft_reset()
Dsoc.h102 NPLL_ID, enumerator
/external/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/
Dpmu.c197 mmio_write_32(CRU_BASE + CRU_CRU_MODE, PLL_SLOW_MODE(NPLL_ID)); in rockchip_soc_soft_reset()
377 pll_suspend(NPLL_ID); in pm_plls_suspend()
439 pll_pwr_dwn(NPLL_ID, pmu_pd_on); in pm_plls_resume()
444 pll_resume(NPLL_ID); in pm_plls_resume()
/external/arm-trusted-firmware/plat/rockchip/px30/drivers/soc/
Dsoc.h20 NPLL_ID, enumerator
/external/arm-trusted-firmware/plat/rockchip/rk3288/drivers/soc/
Dsoc.h15 NPLL_ID, enumerator
Dsoc.c117 pll_save(NPLL_ID); in clk_plls_suspend()
/external/arm-trusted-firmware/plat/rockchip/px30/drivers/pmu/
Dpmu.c938 pll_suspend(NPLL_ID); in pm_plls_suspend()
963 pll_resume(NPLL_ID); in pm_plls_resume()
1003 pll_set_mode(NPLL_ID, SLOW_MODE); in rockchip_soc_soft_reset()
/external/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/
Dpmu.c1304 (i == CRU_PLL_CON(NPLL_ID, 2)) || in cru_register_restore()