Home
last modified time | relevance | path

Searched refs:NVISA_GM107_CHIPSET (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_driver.h79 #define NVISA_GM107_CHIPSET 0x110 macro
Dnv50_ir_target_nvc0.cpp259 if (chipset >= NVISA_GM107_CHIPSET) in initOpInfo()
456 if (getChipset() >= NVISA_GM107_CHIPSET) in isAccessSupported()
Dnv50_ir_lowering_nvc0.cpp1029 if (i->op != OP_TXD || chipset < NVISA_GM107_CHIPSET) { in handleTEX()
1039 i->op == OP_TXD || chipset < NVISA_GM107_CHIPSET)) { in handleTEX()
1049 else if (i->tex.rIndirectSrc >= 0 && chipset >= NVISA_GM107_CHIPSET) { in handleTEX()
1162 if (chipset >= NVISA_GM107_CHIPSET) in handleTEX()
1658 else if (targ->getChipset() < NVISA_GM107_CHIPSET) in handleATOM()
1709 if (targ->getChipset() < NVISA_GM107_CHIPSET) { in handleCasExch()
1823 assert(!bindless || targ->getChipset() < NVISA_GM107_CHIPSET); in loadSuInfo32()
1843 if (!bindless || targ->getChipset() < NVISA_GM107_CHIPSET) in loadMsAdjInfo32()
3268 if (targ->getChipset() >= NVISA_GM107_CHIPSET) in visit()
3301 if (targ->getChipset() >= NVISA_GM107_CHIPSET && in visit()
Dnv50_ir_from_nir.cpp3259 op.lower_extract_byte = (chipset < NVISA_GM107_CHIPSET); in nvir_nir_shader_compiler_options()
3260 op.lower_extract_word = (chipset < NVISA_GM107_CHIPSET); in nvir_nir_shader_compiler_options()
3295 ((chipset >= NVISA_GM107_CHIPSET) ? nir_lower_extract64 : 0) | in nvir_nir_shader_compiler_options()
3313 nvir_nir_shader_compiler_options(NVISA_GM107_CHIPSET);
3322 if (chipset >= NVISA_GM107_CHIPSET) in nv50_ir_nir_shader_compiler_options()
Dnv50_ir_peephole.cpp2846 if (prog->getTarget()->getChipset() >= NVISA_GM107_CHIPSET && in combineSt()
/external/mesa3d/src/gallium/drivers/nouveau/nvc0/
Dnvc0_program.c361 if (info->target >= NVISA_GM107_CHIPSET) { in nvc0_tcp_gen_header()