| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 27510 SDValue NewN1 = DAG.getNode(ISD::TRUNCATE, DL, ReducedVT, N1); in reduceVMULWidth() local
27515 SDValue MulLo = DAG.getNode(ISD::MUL, DL, ReducedVT, NewN0, NewN1); in reduceVMULWidth()
27524 ReducedVT, NewN0, NewN1); in reduceVMULWidth()
27560 Ops[0] = NewN1; in reduceVMULWidth()
27561 NewN1 = DAG.getNode(ISD::CONCAT_VECTORS, DL, OpsVT, Ops); in reduceVMULWidth()
27566 SDValue Mul = DAG.getNode(ISD::MUL, DL, OpsVT, NewN0, NewN1); in reduceVMULWidth()
27578 SDValue MulLo = DAG.getNode(ISD::MUL, DL, OpsVT, NewN0, NewN1); in reduceVMULWidth()
27580 OpsVT, NewN0, NewN1); in reduceVMULWidth()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 35530 SDValue NewN1 = SimplifyMultipleUseDemandedBits( in SimplifyDemandedVectorEltsForTargetNode() local
35532 if (NewN0 || NewN1) { in SimplifyDemandedVectorEltsForTargetNode()
35534 NewN1 = NewN1 ? NewN1 : N1; in SimplifyDemandedVectorEltsForTargetNode()
35536 TLO.DAG.getNode(Opc, SDLoc(Op), VT, NewN0, NewN1)); in SimplifyDemandedVectorEltsForTargetNode()
38982 SDValue NewN1 = DAG.getNode(ISD::TRUNCATE, DL, ReducedVT, N1); in reduceVMULWidth() local
38986 SDValue MulLo = DAG.getNode(ISD::MUL, DL, ReducedVT, NewN0, NewN1); in reduceVMULWidth()
38997 ReducedVT, NewN0, NewN1); in reduceVMULWidth()
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 37877 SDValue NewN1 = SimplifyMultipleUseDemandedVectorElts(N1, DemandedRHS, in SimplifyDemandedVectorEltsForTargetNode() local
37879 if (NewN0 || NewN1) { in SimplifyDemandedVectorEltsForTargetNode()
37881 NewN1 = NewN1 ? NewN1 : N1; in SimplifyDemandedVectorEltsForTargetNode()
37883 TLO.DAG.getNode(Opc, SDLoc(Op), VT, NewN0, NewN1)); in SimplifyDemandedVectorEltsForTargetNode()
42010 SDValue NewN1 = DAG.getNode(ISD::TRUNCATE, DL, ReducedVT, N1); in reduceVMULWidth() local
42014 SDValue MulLo = DAG.getNode(ISD::MUL, DL, ReducedVT, NewN0, NewN1); in reduceVMULWidth()
42025 ReducedVT, NewN0, NewN1); in reduceVMULWidth()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 12476 SDValue NewN1 = DCI.DAG.getNode(N1->getOpcode(), SDLoc(N1), VT, Ops1); in PerformORCombine_i1() local
12477 SDValue And = DCI.DAG.getNode(ISD::AND, SDLoc(N), VT, NewN0, NewN1); in PerformORCombine_i1()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 13542 if (SDValue NewN1 = rebuildSetCC(N1)) in visitBRCOND() local
13543 return DAG.getNode(ISD::BRCOND, SDLoc(N), MVT::Other, Chain, NewN1, N2); in visitBRCOND()
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 13277 SDValue NewN1 = DCI.DAG.getLogicalNOT(DL, N1, VT); in PerformORCombine_i1() local
13278 SDValue And = DCI.DAG.getNode(ISD::AND, DL, VT, NewN0, NewN1); in PerformORCombine_i1()
|
| /external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 14576 if (SDValue NewN1 = rebuildSetCC(N1)) in visitBRCOND() local
14578 ChainHandle.getValue(), NewN1, N2); in visitBRCOND()
|