Searched refs:OP_LG2 (Results 1 – 15 of 15) sorted by relevance
| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 129 case OP_LG2: in isBarrierRequired()
260 case OP_LG2: in getLatency()
289 case OP_LG2: in getReadLatency()
|
| D | nv50_ir_target_nv50.cpp | 103 { OP_LG2, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
546 case OP_LG2: in getThroughput()
|
| D | nv50_ir_target_nvc0.cpp | 129 { OP_LG2, 0x1, 0x1, 0x0, 0x8, 0x0, 0x0 },
633 case OP_LG2: in getThroughput()
|
| D | nv50_ir_target_gv100.cpp | 268 case OP_LG2: in getOpInfo()
|
| D | nv50_ir_emit_gv100.cpp | 558 case OP_LG2 : mufu = 3; break; in emitMUFU()
1768 case OP_LG2: in emitInstruction()
|
| D | nv50_ir.h | 89 OP_LG2, enumerator
|
| D | nv50_ir_emit_gm107.cpp | 1440 case OP_LG2: mufu = 3; break; in emitMUFU()
3610 case OP_LG2: in emitInstruction()
|
| D | nv50_ir_lowering_nv50.cpp | 1255 bld.mkOp1(OP_LG2, TYPE_F32, val, i->getSrc(0)); in handlePOW()
|
| D | nv50_ir_emit_nv50.cpp | 1960 case OP_LG2: in emitInstruction()
|
| D | nv50_ir_peephole.cpp | 884 case OP_LG2: res.data.f32 = log2f(imm.reg.data.f32); break; in unary()
1531 case OP_LG2: in opnd()
|
| D | nv50_ir_emit_gk110.cpp | 2634 case OP_LG2: in emitInstruction()
|
| D | nv50_ir_emit_nvc0.cpp | 2804 case OP_LG2: in emitInstruction()
|
| D | nv50_ir_from_nir.cpp | 431 return OP_LG2; in getOperation()
|
| D | nv50_ir_from_tgsi.cpp | 3259 val0 = mkOp1v(OP_LG2, TYPE_F32, dst0[2] ? dst0[2] : getSSA(), src0); in handleInstruction()
|
| D | nv50_ir_lowering_nvc0.cpp | 3062 bld.mkOp1(OP_LG2, TYPE_F32, val, i->getSrc(0)); in handlePOW()
|