Searched refs:OverflowVal (Results 1 – 7 of 7) sorted by relevance
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructionSelector.cpp | 952 Register OverflowVal = MRI->createVirtualRegister(&AMDGPU::VGPR_32RegClass); in splitBufferOffsets() local
954 .addDef(OverflowVal) in splitBufferOffsets()
960 .addReg(OverflowVal, RegState::Kill) in splitBufferOffsets()
|
| D | AMDGPURegisterBankInfo.cpp | 1328 auto OverflowVal = B.buildConstant(S32, Overflow); in splitBufferOffsets() local
1329 BaseReg = B.buildAdd(S32, BaseReg, OverflowVal).getReg(0); in splitBufferOffsets()
|
| D | SIISelLowering.cpp | 7166 auto OverflowVal = DAG.getConstant(Overflow, DL, MVT::i32); in splitBufferOffsets() local
7168 N0 = OverflowVal; in splitBufferOffsets()
7170 SDValue Ops[] = { N0, OverflowVal }; in splitBufferOffsets()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPURegisterBankInfo.cpp | 1749 auto OverflowVal = B.buildConstant(S32, Overflow); in splitBufferOffsets() local
1750 BaseReg = B.buildAdd(S32, BaseReg, OverflowVal).getReg(0); in splitBufferOffsets()
|
| D | AMDGPULegalizerInfo.cpp | 3516 auto OverflowVal = B.buildConstant(S32, Overflow); in splitBufferOffsets() local
3517 BaseReg = B.buildAdd(S32, BaseReg, OverflowVal).getReg(0); in splitBufferOffsets()
|
| D | SIISelLowering.cpp | 7827 auto OverflowVal = DAG.getConstant(Overflow, DL, MVT::i32); in splitBufferOffsets() local
7829 N0 = OverflowVal; in splitBufferOffsets()
7831 SDValue Ops[] = { N0, OverflowVal }; in splitBufferOffsets()
|
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineCompares.cpp | 2580 auto SetResult = [&](Value *OpResult, Constant *OverflowVal, bool ReuseName) { in OptimizeOverflowCheck() argument
2582 Overflow = OverflowVal; in OptimizeOverflowCheck()
|