Home
last modified time | relevance | path

Searched refs:R19 (Results 1 – 25 of 77) sorted by relevance

1234

/external/llvm/test/CodeGen/Mips/
Datomic.ll162 ; NO-SEB-SEH: sll $[[R19:[0-9]+]], $[[R18]], 24
163 ; NO-SEB-SEH: sra $2, $[[R19]], 24
207 ; NO-SEB-SEH: sll $[[R19:[0-9]+]], $[[R18]], 24
208 ; NO-SEB-SEH: sra $2, $[[R19]], 24
251 ; ALL: srlv $[[R19:[0-9]+]], $[[R18]], $[[R5]]
253 ; NO-SEB-SEH: sll $[[R20:[0-9]+]], $[[R19]], 24
256 ; HAS-SEB-SEH: seb $2, $[[R19]]
387 ; NO-SEB-SEH: sra $[[R19:[0-9]+]], $[[R18]], 24
393 ; HAS-SEB-SEH: seb $[[R19:[0-9]+]], $[[R17]]
396 ; NO-SEB-SEH: xor $[[R21:[0-9]+]], $[[R19]], $[[R20]]
[all …]
/external/llvm-project/llvm/lib/Target/Lanai/
DLanaiCallingConv.td24 CCAssignToReg<[R6, R7, R18, R19]>>>>,
36 CCIfNotVarArg<CCIfType<[i32], CCAssignToReg<[ R6, R7, R18, R19 ]>>>,
DLanaiRegisterInfo.td48 R6, R7, R18, R19, // registers for passing arguments
/external/llvm/lib/Target/Lanai/
DLanaiCallingConv.td25 CCAssignToReg<[R6, R7, R18, R19]>>>>,
37 CCIfNotVarArg<CCIfType<[i32], CCAssignToReg<[ R6, R7, R18, R19 ]>>>,
DLanaiRegisterInfo.td49 R6, R7, R18, R19, // registers for passing arguments
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiCallingConv.td24 CCAssignToReg<[R6, R7, R18, R19]>>>>,
36 CCIfNotVarArg<CCIfType<[i32], CCAssignToReg<[ R6, R7, R18, R19 ]>>>,
DLanaiRegisterInfo.td48 R6, R7, R18, R19, // registers for passing arguments
/external/llvm-project/llvm/lib/Target/AVR/
DAVRRegisterInfo.td63 def R19 : AVRReg<19, "r19">, DwarfRegNum<[19]>;
96 def R19R18 : AVRReg<18, "r19:r18", [R18, R19]>, DwarfRegNum<[18]>;
111 def R20R19 : AVRReg<19, "r20:r19", [R19, R20]>, DwarfRegNum<[19]>;
127 add R24, R25, R18, R19, R20, R21, R22, R23,
145 add R24, R25, R18, R19, R20, R21, R22, R23,
155 add R23, R22, R21, R20, R19, R18, R17, R16
/external/llvm/lib/Target/AVR/
DAVRRegisterInfo.td64 def R19 : AVRReg<19, "r19">, DwarfRegNum<[19]>;
97 def R19R18 : AVRReg<18, "r19:r18", [R18, R19]>, DwarfRegNum<[18]>;
119 add R24, R25, R18, R19, R20, R21, R22, R23,
137 add R24, R25, R18, R19, R20, R21, R22, R23,
147 add R23, R22, R21, R20, R19, R18, R17, R16
DAVRCallingConv.td21 // i16 are returned in R25:R24, R23:R22, R21:R20 and R19:R18.
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRRegisterInfo.td63 def R19 : AVRReg<19, "r19">, DwarfRegNum<[19]>;
96 def R19R18 : AVRReg<18, "r19:r18", [R18, R19]>, DwarfRegNum<[18]>;
116 add R24, R25, R18, R19, R20, R21, R22, R23,
134 add R24, R25, R18, R19, R20, R21, R22, R23,
144 add R23, R22, R21, R20, R19, R18, R17, R16
DAVRCallingConv.td20 // i16 are returned in R25:R24, R23:R22, R21:R20 and R19:R18.
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCRegisterInfo.td51 def R19 : Core<19, "%r19">, DwarfRegNum<[19]>;
72 R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19,
/external/llvm-project/llvm/lib/Target/ARC/
DARCRegisterInfo.td51 def R19 : Core<19, "%r19">, DwarfRegNum<[19]>;
72 R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19,
/external/linux-kselftest/tools/testing/selftests/powerpc/stringloops/asm/
Dppc_asm.h20 #define R19 r19 macro
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp109 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
118 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
183 Reserved.set(Hexagon::R19); in getReservedRegs()
DHexagonFrameLowering.h94 { Hexagon::R19, -12 }, { Hexagon::R18, -16 }, { Hexagon::D9, -16 }, in getCalleeSavedSpillSlots()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp109 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
118 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
176 Reserved.set(Hexagon::R19); in getReservedRegs()
DHexagonFrameLowering.h88 { Hexagon::R19, -12 }, { Hexagon::R18, -16 }, { Hexagon::D9, -16 }, in getCalleeSavedSpillSlots()
/external/linux-kselftest/tools/testing/selftests/powerpc/copyloops/asm/
Dppc_asm.h15 #define R19 r19 macro
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/MCTargetDesc/
DLanaiBaseInfo.h87 case Lanai::R19: in getLanaiRegisterNumbering()
/external/llvm-project/llvm/lib/Target/Lanai/MCTargetDesc/
DLanaiBaseInfo.h87 case Lanai::R19: in getLanaiRegisterNumbering()
/external/llvm/lib/Target/Lanai/MCTargetDesc/
DLanaiBaseInfo.h88 case Lanai::R19: in getLanaiRegisterNumbering()
/external/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp107 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
116 Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, in getCalleeSavedRegs()
DHexagonFrameLowering.h64 { Hexagon::R19, -12 }, { Hexagon::R18, -16 }, { Hexagon::D9, -16 }, in getCalleeSavedSpillSlots()

1234