/external/mesa3d/src/gallium/drivers/r600/ |
D | evergreen_hw_context.c | 68 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, rdst, RADEON_USAGE_WRITE, 0); in evergreen_dma_copy_buffer() 126 (struct r600_resource*)dst, RADEON_USAGE_WRITE, in evergreen_cp_dma_clear_buffer()
|
D | r600_streamout.c | 207 RADEON_USAGE_WRITE, RADEON_PRIO_SHADER_RW_BUFFER); in r600_emit_streamout_begin() 217 RADEON_USAGE_WRITE, RADEON_PRIO_SHADER_RW_BUFFER); in r600_emit_streamout_begin() 278 RADEON_USAGE_WRITE, RADEON_PRIO_SO_FILLED_SIZE); in r600_emit_streamout_end()
|
D | r600_pipe_common.c | 95 r600_emit_reloc(ctx, &ctx->gfx, buf, RADEON_USAGE_WRITE, in r600_gfx_write_event_eop() 250 RADEON_USAGE_WRITE)))) in r600_need_dma_space() 281 RADEON_USAGE_WRITE))) in r600_need_dma_space() 290 RADEON_USAGE_WRITE, 0); in r600_need_dma_space()
|
D | r600_hw_context.c | 548 RADEON_USAGE_WRITE, RADEON_PRIO_CP_DMA); in r600_cp_dma_copy_buffer() 606 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, rdst, RADEON_USAGE_WRITE, 0); in r600_dma_copy_buffer()
|
D | radeon_vce.h | 44 #define RVCE_WRITE(buf, domain, off) rvce_add_buffer(enc, (buf), RADEON_USAGE_WRITE, (domain), (off…
|
D | r600_query.c | 769 r600_emit_reloc(ctx, &ctx->gfx, query->buffer.buf, RADEON_USAGE_WRITE, in r600_query_hw_do_emit_start() 862 r600_emit_reloc(ctx, &ctx->gfx, query->buffer.buf, RADEON_USAGE_WRITE, in r600_query_hw_do_emit_stop() 1910 RADEON_USAGE_WRITE, RADEON_PRIO_QUERY); in r600_query_fix_enabled_rb_mask()
|
D | radeon_uvd.c | 1012 RADEON_USAGE_WRITE, RADEON_DOMAIN_VRAM); in ruvd_end_frame() 1014 FB_BUFFER_OFFSET, RADEON_USAGE_WRITE, RADEON_DOMAIN_GTT); in ruvd_end_frame()
|
D | r600_buffer_common.c | 62 rusage = RADEON_USAGE_WRITE; in r600_buffer_map_sync_with_rings()
|
D | r600_pipe.c | 824 ws->buffer_wait(res->buf, RADEON_USAGE_WRITE); in r600_screen_create()
|
/external/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_dma_cs.c | 232 (src && ws->cs_is_buffer_referenced(ctx->gfx_cs, src->buf, RADEON_USAGE_WRITE)))) in si_need_dma_space() 272 (src && ws->cs_is_buffer_referenced(ctx->sdma_cs, src->buf, RADEON_USAGE_WRITE))) in si_need_dma_space() 277 ws->cs_add_buffer(ctx->sdma_cs, dst->buf, RADEON_USAGE_WRITE | sync, dst->domains, 0); in si_need_dma_space()
|
D | si_fence.c | 99 radeon_add_to_buffer_list(ctx, ctx->gfx_cs, scratch, RADEON_USAGE_WRITE, in si_cp_release_mem() 128 radeon_add_to_buffer_list(ctx, ctx->gfx_cs, scratch, RADEON_USAGE_WRITE, in si_cp_release_mem() 141 radeon_add_to_buffer_list(ctx, ctx->gfx_cs, buf, RADEON_USAGE_WRITE, RADEON_PRIO_QUERY); in si_cp_release_mem() 255 radeon_add_to_buffer_list(ctx, ctx->gfx_cs, fine->buf, RADEON_USAGE_WRITE, RADEON_PRIO_QUERY); in si_fine_fence_set()
|
D | si_cp_dma.c | 171 radeon_add_to_buffer_list(sctx, sctx->gfx_cs, si_resource(dst), RADEON_USAGE_WRITE, in si_cp_dma_prepare() 585 radeon_add_to_buffer_list(sctx, cs, buf, RADEON_USAGE_WRITE, RADEON_PRIO_CP_DMA); in si_cp_write_data() 601 radeon_add_to_buffer_list(sctx, sctx->gfx_cs, dst, RADEON_USAGE_WRITE, RADEON_PRIO_CP_DMA); in si_cp_copy_data()
|
D | si_state_draw.c | 1675 if (indexbuf && ws->cs_is_buffer_referenced(cs, si_resource(indexbuf)->buf, RADEON_USAGE_WRITE)) in si_all_vs_resources_read_only() 1691 if (ws->cs_is_buffer_referenced(cs, si_resource(res)->buf, RADEON_USAGE_WRITE)) in si_all_vs_resources_read_only() 1704 if (ws->cs_is_buffer_referenced(cs, si_resource(res)->buf, RADEON_USAGE_WRITE)) in si_all_vs_resources_read_only() 1718 if (ws->cs_is_buffer_referenced(cs, si_resource(view->texture)->buf, RADEON_USAGE_WRITE)) in si_all_vs_resources_read_only() 1731 if (ws->cs_is_buffer_referenced(cs, si_resource(res)->buf, RADEON_USAGE_WRITE)) in si_all_vs_resources_read_only()
|
D | si_state_streamout.c | 378 radeon_add_to_buffer_list(sctx, sctx->gfx_cs, t[i]->buf_filled_size, RADEON_USAGE_WRITE, in si_emit_streamout_end()
|
D | si_buffer.c | 60 rusage = RADEON_USAGE_WRITE; in si_buffer_map_sync_with_rings()
|
/external/mesa3d/src/amd/vulkan/ |
D | radv_radeon_winsys.h | 70 RADEON_USAGE_WRITE = 4, enumerator 71 RADEON_USAGE_READWRITE = RADEON_USAGE_READ | RADEON_USAGE_WRITE
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | radeon_winsys.h | 95 RADEON_USAGE_WRITE = 4, enumerator 96 RADEON_USAGE_READWRITE = RADEON_USAGE_READ | RADEON_USAGE_WRITE,
|
D | radeon_vcn_dec_jpeg.c | 297 send_cmd_target_direct(dec, dt, 0, RADEON_USAGE_WRITE, RADEON_DOMAIN_VRAM); in send_cmd_jpeg() 300 send_cmd_target(dec, dt, 0, RADEON_USAGE_WRITE, RADEON_DOMAIN_VRAM); in send_cmd_jpeg()
|
D | radeon_vce.h | 42 si_vce_add_buffer(enc, (buf), RADEON_USAGE_WRITE, (domain), (off))
|
D | radeon_vcn_enc.h | 134 radeon_enc_add_buffer(enc, (buf), RADEON_USAGE_WRITE, (domain), (off))
|
D | radeon_uvd.c | 1193 send_cmd(dec, RUVD_CMD_DECODING_TARGET_BUFFER, dt, 0, RADEON_USAGE_WRITE, RADEON_DOMAIN_VRAM); in ruvd_end_frame() 1195 RADEON_USAGE_WRITE, RADEON_DOMAIN_GTT); in ruvd_end_frame()
|
/external/mesa3d/src/gallium/winsys/amdgpu/drm/ |
D | amdgpu_bo.c | 294 RADEON_USAGE_WRITE)) { in amdgpu_bo_map() 301 RADEON_USAGE_WRITE)) { in amdgpu_bo_map() 329 RADEON_USAGE_WRITE)) { in amdgpu_bo_map() 340 RADEON_USAGE_WRITE); in amdgpu_bo_map()
|
/external/mesa3d/src/gallium/winsys/radeon/drm/ |
D | radeon_drm_cs.c | 368 enum radeon_bo_domain wd = usage & RADEON_USAGE_WRITE ? domains : 0; in radeon_drm_cs_add_buffer() 756 if ((usage & RADEON_USAGE_WRITE) && cs->csc->relocs[index].write_domain) in radeon_bo_is_referenced()
|
D | radeon_drm_bo.c | 525 RADEON_USAGE_WRITE)) { in radeon_bo_map() 556 RADEON_USAGE_WRITE); in radeon_bo_map()
|
/external/mesa3d/src/gallium/drivers/r300/ |
D | r300_emit.c | 1348 RADEON_USAGE_WRITE | RADEON_USAGE_SYNCHRONIZED, in r300_emit_buffer_validate() 1369 RADEON_USAGE_WRITE | RADEON_USAGE_SYNCHRONIZED, in r300_emit_buffer_validate()
|