Home
last modified time | relevance | path

Searched refs:RADV_CMD_FLAG_INV_L2 (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dsi_cmd_buffer.c1072 if (flush_bits & RADV_CMD_FLAG_INV_L2) { in gfx10_cs_emit_cache_flush()
1364 if (flush_bits & RADV_CMD_FLAG_INV_L2) { in si_cs_emit_cache_flush()
1371 flush_bits &= ~(RADV_CMD_FLAG_INV_L2 | in si_cs_emit_cache_flush()
1407 RADV_CMD_FLAG_INV_L2 | in si_cs_emit_cache_flush()
1416 if ((flush_bits & RADV_CMD_FLAG_INV_L2) || in si_cs_emit_cache_flush()
Dradv_meta_fmask_expand.c176 RADV_CMD_FLAG_INV_L2; in radv_expand_fmask_image_inplace()
Dradv_query.c1111 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_INV_L2 | in radv_query_shader()
1677 RADV_CMD_FLAG_INV_L2; in emit_begin_query()
1768 RADV_CMD_FLAG_INV_L2; in emit_end_query()
1801 RADV_CMD_FLAG_INV_L2 | in emit_end_query()
1936 RADV_CMD_FLAG_INV_L2 | in radv_CmdWriteTimestamp()
Dradv_sqtt.c404 RADV_CMD_FLAG_INV_L2, &sqtt_flush_bits, 0); in radv_emit_wait_for_idle()
Dradv_cmd_buffer.c3221 RADV_CMD_FLAG_INV_L2; in radv_src_access_flush()
3229 flush_bits |= RADV_CMD_FLAG_INV_L2 | in radv_src_access_flush()
3297 RADV_CMD_FLAG_INV_L2; in radv_dst_access_flush()
3307 flush_bits |= RADV_CMD_FLAG_INV_L2; in radv_dst_access_flush()
3324 RADV_CMD_FLAG_INV_L2; in radv_dst_access_flush()
Dradv_private.h1058 RADV_CMD_FLAG_INV_L2 = 1 << 3, enumerator
Dradv_device.c3890 RADV_CMD_FLAG_INV_L2 | in radv_get_preamble_cs()
3901 RADV_CMD_FLAG_INV_L2 | in radv_get_preamble_cs()