Searched refs:RB1 (Results 1 – 9 of 9) sorted by relevance
| /external/clang/test/Layout/ |
| D | ms-x86-pack-and-align.cpp | 420 struct __declspec(align(8)) RB1 { struct
795 sizeof(RB1)+
|
| /external/llvm-project/clang/test/Layout/ |
| D | ms-x86-pack-and-align.cpp | 420 struct __declspec(align(8)) RB1 { struct
795 sizeof(RB1)+
|
| /external/rust/crates/libm/src/math/ |
| D | erf.rs | 161 const RB1: f64 = -7.99283237680523006574e-01; /* 0xBFE993BA, 0x70C285DE */ constant
208 r = RB0 + s * (RB1 + s * (RB2 + s * (RB3 + s * (RB4 + s * (RB5 + s * RB6))))); in erfc2()
|
| D | erff.rs | 72 const RB1: f32 = -7.9928326607e-01; /* 0xbf4c9dd4 */ constant
118 r = RB0 + s * (RB1 + s * (RB2 + s * (RB3 + s * (RB4 + s * (RB5 + s * RB6))))); in erfc2()
|
| /external/llvm-project/llvm/test/CodeGen/Hexagon/ |
| D | funnel-shift.ll | 103 ; CHECK: r[[RB0:[0-9]+]]:[[RB1:[0-9]+]] = asl(r1:0,r2)
105 ; CHECK: r[[RB0]]:[[RB1]] |= lsr(r1:0,r[[RB2]])
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPURegisterBankInfo.cpp | 3137 static unsigned regBankUnion(unsigned RB0, unsigned RB1) { in regBankUnion() argument
3139 return RB1; in regBankUnion()
3140 if (RB1 == AMDGPU::InvalidRegBankID) in regBankUnion()
3143 if (RB0 == AMDGPU::SGPRRegBankID && RB1 == AMDGPU::SGPRRegBankID) in regBankUnion()
3146 if (RB0 == AMDGPU::AGPRRegBankID && RB1 == AMDGPU::AGPRRegBankID) in regBankUnion()
3152 static unsigned regBankBoolUnion(unsigned RB0, unsigned RB1) { in regBankBoolUnion() argument
3154 return RB1; in regBankBoolUnion()
3155 if (RB1 == AMDGPU::InvalidRegBankID) in regBankBoolUnion()
3161 if (RB0 == AMDGPU::VCCRegBankID || RB1 == AMDGPU::VCCRegBankID) in regBankBoolUnion()
3165 return regBankUnion(RB0, RB1); in regBankBoolUnion()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPURegisterBankInfo.cpp | 2398 static unsigned regBankUnion(unsigned RB0, unsigned RB1) { in regBankUnion() argument
2399 return (RB0 == AMDGPU::SGPRRegBankID && RB1 == AMDGPU::SGPRRegBankID) ? in regBankUnion()
2403 static int regBankBoolUnion(int RB0, int RB1) { in regBankBoolUnion() argument
2405 return RB1; in regBankBoolUnion()
2406 if (RB1 == -1) in regBankBoolUnion()
2412 if (RB0 == AMDGPU::VCCRegBankID || RB1 == AMDGPU::VCCRegBankID) in regBankBoolUnion()
2416 return regBankUnion(RB0, RB1); in regBankBoolUnion()
|
| /external/llvm-project/llvm/test/CodeGen/PowerPC/ |
| D | ppc64-P9-setb.ll | 983 ; CHECK-DAG: srawi [[RB1:r[0-9]+]], [[RB]], 28
985 ; CHECK: cmpw {{c?r?(0, )?}}[[RA1]], [[RB1]]
|
| /external/ImageMagick/PerlMagick/t/reference/write/wmf/ |
| D | wizard.miff | 99 …3��f3��f3��f3��f3��f3��f3��f3��f3��f3��f3��f3��f3��-D���f3��f3��X,���RB1��̙��̙��̙��̙��̙��̙��…
124 �RB1��̙��̙��̙��rU�������������������������oJ%��f3��f3��f3��f3��f3��f3��f3��f3��e2�(
182 �������������������RB1���f��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��_�7,!��������������0 ��f3��f3�…
269 ���l��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙�RB1���������������������e��̙��̙��̙��̙��_�����v^…
272 …�����������������M=.��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙���p�kV@�kV@�RB1��̙��̙��̙��̙��̙��̙��…
423 …RB1��̙��̙��̙��̙��̙��̙��̙��̙��̙��̙���g�������̙��̙��̙�cO;�����?2&��̙��̙��̙��̙��̙��̙��̙��̙��̙�iT?�…
424 …̙��̙��̙��̙��������k��̙��̙�P@0�����ժ���̙��̙��̙��̙��̙��̙��̙�4) ��̙��̙��̙��̙��̙��̙�߲��RB1������
|