| /external/tensorflow/tensorflow/core/kernels/risc/experimental/ |
| D | risc_dot_op.cc | 34 #define REGISTER_CPU(T) \ macro
39 REGISTER_CPU(bfloat16);
40 REGISTER_CPU(Eigen::half);
41 REGISTER_CPU(float);
42 REGISTER_CPU(double);
|
| D | risc_add_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_binary_comparison_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_cholesky_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_slice_op.cc | 34 #define REGISTER_CPU(type) \ macro
39 REGISTER_CPU(bfloat16);
40 REGISTER_CPU(Eigen::half);
41 REGISTER_CPU(float);
42 REGISTER_CPU(double);
|
| D | risc_ceil_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_sign_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_concat_op.cc | 34 #define REGISTER_CPU(T) \ macro
39 REGISTER_CPU(bfloat16);
40 REGISTER_CPU(Eigen::half);
41 REGISTER_CPU(float);
42 REGISTER_CPU(double);
|
| D | risc_neg_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_max_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_div_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_rem_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_abs_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_floor_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_log_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_cos_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_binary_arithmetic_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_sub_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_min_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_broadcast_op.cc | 34 #define REGISTER_CPU(T) \ macro
39 REGISTER_CPU(bfloat16);
40 REGISTER_CPU(Eigen::half);
41 REGISTER_CPU(float);
42 REGISTER_CPU(double);
|
| D | risc_mul_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_pow_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_pool_op.cc | 34 #define REGISTER_CPU(T) \ macro
39 REGISTER_CPU(bfloat16);
40 REGISTER_CPU(Eigen::half);
41 REGISTER_CPU(float);
42 REGISTER_CPU(double);
|
| D | risc_exp_op.cc | 36 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|
| D | risc_pad_op.cc | 34 #define REGISTER_CPU(T) \ macro
41 REGISTER_CPU(bfloat16);
42 REGISTER_CPU(Eigen::half);
43 REGISTER_CPU(float);
44 REGISTER_CPU(double);
|