Home
last modified time | relevance | path

Searched refs:RGP_FLUSH_INVAL_VMEM_L0 (Results 1 – 3 of 3) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dsi_cmd_buffer.c1070 *sqtt_flush_bits |= RGP_FLUSH_INVAL_VMEM_L0 | RGP_FLUSH_INVAL_L1; in gfx10_cs_emit_cache_flush()
1425 *sqtt_flush_bits |= RGP_FLUSH_INVAL_L2 | RGP_FLUSH_INVAL_VMEM_L0; in si_cs_emit_cache_flush()
1441 *sqtt_flush_bits |= RGP_FLUSH_FLUSH_L2 | RGP_FLUSH_INVAL_VMEM_L0; in si_cs_emit_cache_flush()
1450 *sqtt_flush_bits |= RGP_FLUSH_INVAL_VMEM_L0; in si_cs_emit_cache_flush()
Dradv_private.h1311 RGP_FLUSH_INVAL_VMEM_L0 = 0x40, enumerator
/external/mesa3d/src/amd/vulkan/layers/
Dradv_sqtt_layer.c541 if (cmd_buffer->state.sqtt_flush_bits & RGP_FLUSH_INVAL_VMEM_L0) in radv_describe_barrier_end_delayed()