Home
last modified time | relevance | path

Searched refs:RST_WDTRSTCR (Results 1 – 4 of 4) sorted by relevance

/external/arm-trusted-firmware/drivers/renesas/common/watchdog/
Dswdt.c17 #define RST_WDTRSTCR (RST_BASE + 0x0054U) macro
66 rmsk = mmio_read_32(RST_WDTRSTCR) & WDTRSTCR_MASK_ALL; in swdt_disable()
68 mmio_write_32(RST_WDTRSTCR, WDTRSTCR_UPPER_BYTE | rmsk); in swdt_disable()
122 rmsk = mmio_read_32(RST_WDTRSTCR) & WDTRSTCR_MASK_ALL; in rcar_swdt_init()
124 mmio_write_32(RST_WDTRSTCR, rmsk); in rcar_swdt_init()
/external/arm-trusted-firmware/plat/renesas/rzg/
Dbl2_plat_setup.c802 reg = mmio_read_32(RST_WDTRSTCR); in bl2_el3_early_platform_setup()
805 mmio_write_32(RST_WDTRSTCR, reg); in bl2_el3_early_platform_setup()
/external/arm-trusted-firmware/plat/renesas/common/include/
Drcar_def.h231 #define RST_WDTRSTCR (RST_BASE + 0x0054U) macro
/external/arm-trusted-firmware/plat/renesas/rcar/
Dbl2_plat_setup.c957 reg = mmio_read_32(RST_WDTRSTCR); in bl2_el3_early_platform_setup()
960 mmio_write_32(RST_WDTRSTCR, reg); in bl2_el3_early_platform_setup()