Searched refs:RTDMAC_CH (Results 1 – 3 of 3) sorted by relevance
| /external/arm-trusted-firmware/drivers/renesas/rcar/pfc/V3M/ |
| D | pfc_init_v3m.c | 458 #define RTDMAC_CH (0U) /* choose 0 to 15 */ macro
502 mmio_write_32(RTDMAC_RDMCHCLR, BIT(RTDMAC_CH)); in start_rtdma0_descriptor()
503 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_DRST); in start_rtdma0_descriptor()
509 mmio_write_32(RTDMAC_RDMSAR(RTDMAC_CH), RCAR_PRR); in start_rtdma0_descriptor()
510 mmio_write_32(RTDMAC_RDMDAR(RTDMAC_CH), SCIF3_SCFDR); in start_rtdma0_descriptor()
511 mmio_write_32(RTDMAC_RDMTCR(RTDMAC_CH), 0x00000001U); in start_rtdma0_descriptor()
517 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_SLM_256); in start_rtdma0_descriptor()
518 mmio_write_32(RTDMAC_RDMDPBASE(RTDMAC_CH), RTDMAC_DESC_BASE in start_rtdma0_descriptor()
522 mmio_write_32(RTDMAC_RDMCHCR(RTDMAC_CH), RDMCHCR_DPM_INFINITE in start_rtdma0_descriptor()
|
| /external/arm-trusted-firmware/drivers/renesas/rzg/pfc/G2M/ |
| D | pfc_init_g2m.c | 587 #define RTDMAC_CH (0U) /* choose 0 to 15 */ macro
624 mmio_write_32(RTDMAC_RDMCHCLR, BIT(RTDMAC_CH)); in start_rtdma0_descriptor()
625 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_DRST); in start_rtdma0_descriptor()
631 mmio_write_32(RTDMAC_RDMSAR(RTDMAC_CH), RCAR_PRR); in start_rtdma0_descriptor()
632 mmio_write_32(RTDMAC_RDMDAR(RTDMAC_CH), SCIF3_SCFDR); in start_rtdma0_descriptor()
633 mmio_write_32(RTDMAC_RDMTCR(RTDMAC_CH), 0x00000001U); in start_rtdma0_descriptor()
639 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_SLM_256); in start_rtdma0_descriptor()
640 mmio_write_32(RTDMAC_RDMDPBASE(RTDMAC_CH), RTDMAC_DESC_BASE in start_rtdma0_descriptor()
644 mmio_write_32(RTDMAC_RDMCHCR(RTDMAC_CH), RDMCHCR_DPM_INFINITE in start_rtdma0_descriptor()
|
| /external/arm-trusted-firmware/drivers/renesas/rcar/pfc/M3/ |
| D | pfc_init_m3.c | 587 #define RTDMAC_CH (0U) /* choose 0 to 15 */ macro
624 mmio_write_32(RTDMAC_RDMCHCLR, BIT(RTDMAC_CH)); in start_rtdma0_descriptor()
625 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_DRST); in start_rtdma0_descriptor()
631 mmio_write_32(RTDMAC_RDMSAR(RTDMAC_CH), RCAR_PRR); in start_rtdma0_descriptor()
632 mmio_write_32(RTDMAC_RDMDAR(RTDMAC_CH), SCIF3_SCFDR); in start_rtdma0_descriptor()
633 mmio_write_32(RTDMAC_RDMTCR(RTDMAC_CH), 0x00000001U); in start_rtdma0_descriptor()
639 mmio_write_32(RTDMAC_RDMCHCRB(RTDMAC_CH), RDMCHCRB_SLM_256); in start_rtdma0_descriptor()
640 mmio_write_32(RTDMAC_RDMDPBASE(RTDMAC_CH), RTDMAC_DESC_BASE in start_rtdma0_descriptor()
644 mmio_write_32(RTDMAC_RDMCHCR(RTDMAC_CH), RDMCHCR_DPM_INFINITE in start_rtdma0_descriptor()
|