| /external/llvm/utils/TableGen/ |
| D | CodeGenTarget.h | 71 mutable std::vector<Record*> RegAltNameIndices; variable
121 if (RegAltNameIndices.empty()) ReadRegAltNameIndices(); in getRegAltNameIndices()
122 return RegAltNameIndices; in getRegAltNameIndices()
|
| D | CodeGenTarget.cpp | 228 RegAltNameIndices = Records.getAllDerivedDefinitions("RegAltNameIndex"); in ReadRegAltNameIndices()
229 std::sort(RegAltNameIndices.begin(), RegAltNameIndices.end(), LessRecord()); in ReadRegAltNameIndices()
|
| D | RegisterInfoEmitter.cpp | 141 const std::vector<Record*> &RegAltNameIndices = Target.getRegAltNameIndices(); in runEnums() local
144 if (RegAltNameIndices.size() > 1) { in runEnums()
149 for (unsigned i = 0, e = RegAltNameIndices.size(); i != e; ++i) in runEnums()
150 OS << " " << RegAltNameIndices[i]->getName() << ",\t// " << i << "\n"; in runEnums()
151 OS << " NUM_TARGET_REG_ALT_NAMES = " << RegAltNameIndices.size() << "\n"; in runEnums()
|
| /external/llvm-project/llvm/utils/TableGen/ |
| D | CodeGenTarget.h | 54 mutable std::vector<Record*> RegAltNameIndices; variable
121 if (RegAltNameIndices.empty()) ReadRegAltNameIndices(); in getRegAltNameIndices()
122 return RegAltNameIndices; in getRegAltNameIndices()
|
| D | RegisterInfoEmitter.cpp | 154 const std::vector<Record*> &RegAltNameIndices = Target.getRegAltNameIndices(); in runEnums() local
157 if (RegAltNameIndices.size() > 1) { in runEnums()
162 for (unsigned i = 0, e = RegAltNameIndices.size(); i != e; ++i) in runEnums()
163 OS << " " << RegAltNameIndices[i]->getName() << ",\t// " << i << "\n"; in runEnums()
164 OS << " NUM_TARGET_REG_ALT_NAMES = " << RegAltNameIndices.size() << "\n"; in runEnums()
|
| D | CodeGenTarget.cpp | 391 RegAltNameIndices = Records.getAllDerivedDefinitions("RegAltNameIndex"); in ReadRegAltNameIndices()
392 llvm::sort(RegAltNameIndices, LessRecord()); in ReadRegAltNameIndices()
|
| /external/llvm-project/llvm/test/TableGen/ |
| D | AllowDuplicateRegisterNames.td | 25 let RegAltNameIndices = altidx;
|
| /external/llvm-project/llvm/lib/Target/VE/ |
| D | VERegisterInfo.td | 101 let RegAltNameIndices = [AsmName] in {
162 } // RegAltNameIndices = [AsmName]
|
| /external/llvm-project/llvm/lib/Target/CSKY/ |
| D | CSKYRegisterInfo.td | 51 let RegAltNameIndices = [ABIRegAltName] in {
98 let RegAltNameIndices = [ABIRegAltName] in {
|
| /external/llvm-project/llvm/lib/Target/RISCV/ |
| D | RISCVRegisterInfo.td | 70 let RegAltNameIndices = [ABIRegAltName] in {
190 let RegAltNameIndices = [ABIRegAltName] in {
337 let RegAltNameIndices = [ABIRegAltName] in {
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVRegisterInfo.td | 47 let RegAltNameIndices = [ABIRegAltName] in {
167 let RegAltNameIndices = [ABIRegAltName] in {
|
| /external/llvm/lib/Target/AVR/ |
| D | AVRRegisterInfo.td | 89 let RegAltNameIndices = [ptr] in {
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
| D | AVRRegisterInfo.td | 88 let RegAltNameIndices = [ptr] in {
|
| /external/capstone/contrib/sysz_update/ |
| D | 0001-capstone-generate-GenRegisterInfo.inc.patch | 104 const std::vector<Record*> &RegAltNameIndices = Target.getRegAltNameIndices();
|
| /external/llvm-project/llvm/lib/Target/AVR/ |
| D | AVRRegisterInfo.td | 88 let RegAltNameIndices = [ptr] in {
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64RegisterInfo.td | 319 let SubRegIndices = [ssub], RegAltNameIndices = [vreg, vlist1] in {
354 let SubRegIndices = [dsub], RegAltNameIndices = [vreg, vlist1] in {
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64RegisterInfo.td | 355 let SubRegIndices = [ssub], RegAltNameIndices = [vreg, vlist1] in {
390 let SubRegIndices = [dsub], RegAltNameIndices = [vreg, vlist1] in {
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64RegisterInfo.td | 352 let SubRegIndices = [ssub], RegAltNameIndices = [vreg, vlist1] in {
387 let SubRegIndices = [dsub], RegAltNameIndices = [vreg, vlist1] in {
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMRegisterInfo.td | 92 let RegAltNameIndices = [RegNamesRaw] in {
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMRegisterInfo.td | 92 let RegAltNameIndices = [RegNamesRaw] in {
|
| /external/llvm/include/llvm/Target/ |
| D | Target.td | 101 // RegAltNameIndices - The alternate name indices which are valid for this
103 list<RegAltNameIndex> RegAltNameIndices = [];
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
| D | Target.td | 154 // RegAltNameIndices - The alternate name indices which are valid for this
156 list<RegAltNameIndex> RegAltNameIndices = [];
|
| /external/llvm-project/llvm/include/llvm/Target/ |
| D | Target.td | 154 // RegAltNameIndices - The alternate name indices which are valid for this
156 list<RegAltNameIndex> RegAltNameIndices = [];
|