| /external/llvm-project/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 101 using RegSubRegPair = TargetInstrInfo::RegSubRegPair; typedef
187 using RewriteMapTy = SmallDenseMap<RegSubRegPair, ValueTrackerResult>;
203 bool findNextSource(RegSubRegPair RegSubReg, RewriteMapTy &RewriteMap);
222 DenseMap<RegSubRegPair, MachineInstr *> &CopyMIs);
258 RegSubRegPair Def, RewriteMapTy &RewriteMap);
289 SmallVector<RegSubRegPair, 2> RegSrcs;
312 RegSrcs.push_back(RegSubRegPair(SrcReg, SrcSubReg)); in addSource()
317 RegSrcs[Idx] = RegSubRegPair(SrcReg, SrcSubReg); in setSource()
322 RegSubRegPair getSrc(int Idx) const { in getSrc()
665 bool PeepholeOptimizer::findNextSource(RegSubRegPair RegSubReg, in findNextSource()
[all …]
|
| D | TailDuplicator.cpp | 349 DenseMap<Register, RegSubRegPair> &LocalVRMap, in processPHI()
350 SmallVectorImpl<std::pair<Register, RegSubRegPair>> &Copies, in processPHI()
358 LocalVRMap.insert(std::make_pair(DefReg, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
363 Copies.push_back(std::make_pair(NewDef, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
381 DenseMap<Register, RegSubRegPair> &LocalVRMap, in duplicateInstruction()
403 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
450 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
871 DenseMap<Register, RegSubRegPair> LocalVRMap; in tailDuplicate()
872 SmallVector<std::pair<Register, RegSubRegPair>, 4> CopyInfos; in tailDuplicate()
931 DenseMap<Register, RegSubRegPair> LocalVRMap; in tailDuplicate()
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 101 using RegSubRegPair = TargetInstrInfo::RegSubRegPair; typedef
182 using RewriteMapTy = SmallDenseMap<RegSubRegPair, ValueTrackerResult>;
198 bool findNextSource(RegSubRegPair RegSubReg, RewriteMapTy &RewriteMap);
255 RegSubRegPair Def, RewriteMapTy &RewriteMap);
286 SmallVector<RegSubRegPair, 2> RegSrcs;
309 RegSrcs.push_back(RegSubRegPair(SrcReg, SrcSubReg)); in addSource()
314 RegSrcs[Idx] = RegSubRegPair(SrcReg, SrcSubReg); in setSource()
319 RegSubRegPair getSrc(int Idx) const { in getSrc()
660 bool PeepholeOptimizer::findNextSource(RegSubRegPair RegSubReg, in findNextSource()
671 SmallVector<RegSubRegPair, 4> SrcToLook; in findNextSource()
[all …]
|
| D | TailDuplicator.cpp | 347 DenseMap<unsigned, RegSubRegPair> &LocalVRMap, in processPHI()
348 SmallVectorImpl<std::pair<unsigned, RegSubRegPair>> &Copies, in processPHI()
356 LocalVRMap.insert(std::make_pair(DefReg, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
361 Copies.push_back(std::make_pair(NewDef, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
379 DenseMap<unsigned, RegSubRegPair> &LocalVRMap, in duplicateInstruction()
401 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
448 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
848 DenseMap<unsigned, RegSubRegPair> LocalVRMap; in tailDuplicate()
849 SmallVector<std::pair<unsigned, RegSubRegPair>, 4> CopyInfos; in tailDuplicate()
904 DenseMap<unsigned, RegSubRegPair> LocalVRMap; in tailDuplicate()
[all …]
|
| /external/llvm/include/llvm/CodeGen/ |
| D | TailDuplicator.h | 58 typedef TargetInstrInfo::RegSubRegPair RegSubRegPair; typedef
64 DenseMap<unsigned, RegSubRegPair> &LocalVRMap,
65 SmallVectorImpl<std::pair<unsigned, RegSubRegPair>> &Copies,
69 DenseMap<unsigned, RegSubRegPair> &LocalVRMap,
84 SmallVectorImpl<std::pair<unsigned,RegSubRegPair>> &CopyInfos,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | TailDuplicator.h | 96 using RegSubRegPair = TargetInstrInfo::RegSubRegPair;
102 DenseMap<unsigned, RegSubRegPair> &LocalVRMap,
103 SmallVectorImpl<std::pair<unsigned, RegSubRegPair>> &Copies,
107 DenseMap<unsigned, RegSubRegPair> &LocalVRMap,
123 SmallVectorImpl<std::pair<unsigned,RegSubRegPair>> &CopyInfos,
|
| D | TargetInstrInfo.h | 450 struct RegSubRegPair { struct
454 RegSubRegPair(unsigned Reg = 0, unsigned SubReg = 0) argument
457 bool operator==(const RegSubRegPair& P) const { argument
460 bool operator!=(const RegSubRegPair& P) const {
468 struct RegSubRegPairAndIdx : RegSubRegPair {
473 : RegSubRegPair(Reg, SubReg), SubIdx(SubIdx) {} in RegSubRegPair() function
534 RegSubRegPair &BaseReg,
1174 RegSubRegPair &BaseReg, in getInsertSubregLikeInputs()
1827 template <> struct DenseMapInfo<TargetInstrInfo::RegSubRegPair> {
1830 static inline TargetInstrInfo::RegSubRegPair getEmptyKey() {
[all …]
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | TailDuplicator.h | 99 using RegSubRegPair = TargetInstrInfo::RegSubRegPair;
105 DenseMap<Register, RegSubRegPair> &LocalVRMap,
106 SmallVectorImpl<std::pair<Register, RegSubRegPair>> &Copies,
110 DenseMap<Register, RegSubRegPair> &LocalVRMap,
127 SmallVectorImpl<std::pair<Register, RegSubRegPair>> &CopyInfos,
|
| D | TargetInstrInfo.h | 457 struct RegSubRegPair { struct
461 RegSubRegPair(Register Reg = Register(), unsigned SubReg = 0) argument
464 bool operator==(const RegSubRegPair& P) const { argument
467 bool operator!=(const RegSubRegPair& P) const {
475 struct RegSubRegPairAndIdx : RegSubRegPair {
480 : RegSubRegPair(Reg, SubReg), SubIdx(SubIdx) {} in RegSubRegPair() function
541 RegSubRegPair &BaseReg,
1197 RegSubRegPair &BaseReg, in getInsertSubregLikeInputs()
1915 template <> struct DenseMapInfo<TargetInstrInfo::RegSubRegPair> {
1918 static inline TargetInstrInfo::RegSubRegPair getEmptyKey() {
[all …]
|
| /external/llvm/include/llvm/Target/ |
| D | TargetInstrInfo.h | 357 struct RegSubRegPair { struct
360 RegSubRegPair(unsigned Reg = 0, unsigned SubReg = 0) argument
366 struct RegSubRegPairAndIdx : RegSubRegPair { argument
370 : RegSubRegPair(Reg, SubReg), SubIdx(SubIdx) {} in RegSubRegPair() function
430 RegSubRegPair &BaseReg,
963 RegSubRegPair &BaseReg, in getInsertSubregLikeInputs()
1489 struct DenseMapInfo<TargetInstrInfo::RegSubRegPair> {
1492 static inline TargetInstrInfo::RegSubRegPair getEmptyKey() {
1493 return TargetInstrInfo::RegSubRegPair(RegInfo::getEmptyKey(),
1496 static inline TargetInstrInfo::RegSubRegPair getTombstoneKey() {
[all …]
|
| /external/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 147 typedef SmallDenseMap<TargetInstrInfo::RegSubRegPair, ValueTrackerResult>
218 SmallVector<TargetInstrInfo::RegSubRegPair, 2> RegSrcs;
240 RegSrcs.push_back(TargetInstrInfo::RegSubRegPair(SrcReg, SrcSubReg)); in addSource()
245 RegSrcs[Idx] = TargetInstrInfo::RegSubRegPair(SrcReg, SrcSubReg); in setSource()
626 SmallVector<TargetInstrInfo::RegSubRegPair, 4> SrcToLook; in findNextSource()
627 TargetInstrInfo::RegSubRegPair CurSrcPair(Reg, SubReg); in findNextSource()
632 TargetInstrInfo::RegSubRegPair Pair = SrcToLook.pop_back_val(); in findNextSource()
670 SrcToLook.push_back(TargetInstrInfo::RegSubRegPair( in findNextSource()
715 const SmallVectorImpl<TargetInstrInfo::RegSubRegPair> &SrcRegs, in insertPHI()
818 TargetInstrInfo::RegSubRegPair
[all …]
|
| D | TailDuplicator.cpp | 305 DenseMap<unsigned, RegSubRegPair> &LocalVRMap, in processPHI()
306 SmallVectorImpl<std::pair<unsigned, RegSubRegPair>> &Copies, in processPHI()
314 LocalVRMap.insert(std::make_pair(DefReg, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
319 Copies.push_back(std::make_pair(NewDef, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI()
338 DenseMap<unsigned, RegSubRegPair> &LocalVRMap, in duplicateInstruction()
353 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
400 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction()
770 DenseMap<unsigned, RegSubRegPair> LocalVRMap; in tailDuplicate()
771 SmallVector<std::pair<unsigned, RegSubRegPair>, 4> CopyInfos; in tailDuplicate()
823 DenseMap<unsigned, RegSubRegPair> LocalVRMap; in tailDuplicate()
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | GCNDPPCombine.cpp | 70 using RegSubRegPair = TargetInstrInfo::RegSubRegPair; typedef in __anon01ff1f570111::GCNDPPCombine
76 RegSubRegPair CombOldVGPR,
82 RegSubRegPair CombOldVGPR,
159 RegSubRegPair CombOldVGPR, in createDPPInst()
318 RegSubRegPair CombOldVGPR, in createDPPInst()
438 CombOldVGPR = RegSubRegPair( in combineDPPMov()
|
| D | SIInstrInfo.h | 1054 inline bool isOfRegClass(const TargetInstrInfo::RegSubRegPair &P, in isOfRegClass()
1066 TargetInstrInfo::RegSubRegPair getRegSubRegPair(const MachineOperand &O) { in getRegSubRegPair()
1068 return TargetInstrInfo::RegSubRegPair(O.getReg(), O.getSubReg()); in getRegSubRegPair()
1072 TargetInstrInfo::RegSubRegPair getRegSequenceSubReg(MachineInstr &MI,
1078 MachineInstr *getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &P,
|
| D | SIShrinkInstructions.cpp | 422 static TargetInstrInfo::RegSubRegPair
433 return TargetInstrInfo::RegSubRegPair(Reg, Sub); in getSubRegForIndex()
525 TargetInstrInfo::RegSubRegPair X1, Y1; in matchSwap()
|
| D | SIFoldOperands.cpp | 720 DenseMap<TargetInstrInfo::RegSubRegPair, Register> VGPRCopies; in foldOperand()
721 SmallSetVector<TargetInstrInfo::RegSubRegPair, 32> SeenAGPRs; in foldOperand()
724 TargetInstrInfo::RegSubRegPair CopyToVGPR; in foldOperand()
|
| D | SIInstrInfo.cpp | 3976 SmallDenseSet<RegSubRegPair> SGPRsUsed; in isOperandLegal()
3978 SGPRsUsed.insert(RegSubRegPair(MO->getReg(), MO->getSubReg())); in isOperandLegal()
3985 RegSubRegPair SGPR(Op.getReg(), Op.getSubReg()); in isOperandLegal()
6408 TargetInstrInfo::RegSubRegPair getRegOrUndef(const MachineOperand &RegOpnd) { in getRegOrUndef()
6410 return RegOpnd.isUndef() ? TargetInstrInfo::RegSubRegPair() : in getRegOrUndef()
6414 TargetInstrInfo::RegSubRegPair
6422 return TargetInstrInfo::RegSubRegPair(); in getRegSequenceSubReg()
6428 TargetInstrInfo::RegSubRegPair &RSR) { in followSubRegDef()
6452 MachineInstr *llvm::getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &P, in getVRegSubRegDef()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | GCNDPPCombine.cpp | 70 using RegSubRegPair = TargetInstrInfo::RegSubRegPair; typedef in __anon5ec914630111::GCNDPPCombine
76 RegSubRegPair CombOldVGPR,
82 RegSubRegPair CombOldVGPR,
164 RegSubRegPair CombOldVGPR, in createDPPInst()
325 RegSubRegPair CombOldVGPR, in createDPPInst()
445 CombOldVGPR = RegSubRegPair( in combineDPPMov()
|
| D | SIInstrInfo.h | 1094 inline bool isOfRegClass(const TargetInstrInfo::RegSubRegPair &P, in isOfRegClass()
1106 TargetInstrInfo::RegSubRegPair getRegSubRegPair(const MachineOperand &O) { in getRegSubRegPair()
1108 return TargetInstrInfo::RegSubRegPair(O.getReg(), O.getSubReg()); in getRegSubRegPair()
1112 TargetInstrInfo::RegSubRegPair getRegSequenceSubReg(MachineInstr &MI,
1118 MachineInstr *getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &P,
|
| D | SIShrinkInstructions.cpp | 427 static TargetInstrInfo::RegSubRegPair
437 return TargetInstrInfo::RegSubRegPair(Reg, Sub); in getSubRegForIndex()
563 TargetInstrInfo::RegSubRegPair X1, Y1; in matchSwap()
|
| D | SIFoldOperands.cpp | 749 DenseMap<TargetInstrInfo::RegSubRegPair, Register> VGPRCopies; in foldOperand()
750 SmallSetVector<TargetInstrInfo::RegSubRegPair, 32> SeenAGPRs; in foldOperand()
753 TargetInstrInfo::RegSubRegPair CopyToVGPR; in foldOperand()
|
| D | SIInstrInfo.cpp | 4465 SmallDenseSet<RegSubRegPair> SGPRsUsed; in isOperandLegal()
4467 SGPRsUsed.insert(RegSubRegPair(MO->getReg(), MO->getSubReg())); in isOperandLegal()
4474 RegSubRegPair SGPR(Op.getReg(), Op.getSubReg()); in isOperandLegal()
7192 TargetInstrInfo::RegSubRegPair getRegOrUndef(const MachineOperand &RegOpnd) { in getRegOrUndef()
7194 return RegOpnd.isUndef() ? TargetInstrInfo::RegSubRegPair() : in getRegOrUndef()
7198 TargetInstrInfo::RegSubRegPair
7206 return TargetInstrInfo::RegSubRegPair(); in getRegSequenceSubReg()
7212 TargetInstrInfo::RegSubRegPair &RSR) { in followSubRegDef()
7236 MachineInstr *llvm::getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &P, in getVRegSubRegDef()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.h | 85 RegSubRegPair &BaseReg,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.h | 89 RegSubRegPair &BaseReg,
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.h | 91 RegSubRegPair &BaseReg,
|