Home
last modified time | relevance | path

Searched refs:SCHEDULED (Results 1 – 9 of 9) sorted by relevance

/external/rust/crates/async-task/src/
Draw.rs113 state: AtomicUsize::new(SCHEDULED | TASK | REFERENCE), in allocate()
205 if state & SCHEDULED != 0 { in wake()
224 state | SCHEDULED, in wake()
261 if state & SCHEDULED != 0 { in wake_by_ref()
275 (state | SCHEDULED) + REFERENCE in wake_by_ref()
277 state | SCHEDULED in wake_by_ref()
348 .store(SCHEDULED | CLOSED | REFERENCE, Ordering::Release); in drop_waker()
452 let state = (*raw.header).state.fetch_and(!SCHEDULED, Ordering::AcqRel); in run()
473 (state & !SCHEDULED) | RUNNING, in run()
479 state = (state & !SCHEDULED) | RUNNING; in run()
[all …]
Dtask.rs156 let new = if state & (SCHEDULED | RUNNING) == 0 { in set_canceled()
157 (state | SCHEDULED | CLOSED) + REFERENCE in set_canceled()
172 if state & (SCHEDULED | RUNNING) == 0 { in set_canceled()
202 SCHEDULED | TASK | REFERENCE, in set_detached()
203 SCHEDULED | REFERENCE, in set_detached()
233 SCHEDULED | CLOSED | REFERENCE in set_detached()
290 if state & (SCHEDULED | RUNNING) != 0 { in poll_task()
300 if state & (SCHEDULED | RUNNING) != 0 { in poll_task()
Dstate.rs7 pub(crate) const SCHEDULED: usize = 1 << 0; constant
Dheader.rs153 .field("scheduled", &(state & SCHEDULED != 0)) in fmt()
Drunnable.rs376 let state = (*header).state.fetch_and(!SCHEDULED, Ordering::AcqRel); in drop()
/external/grpc-grpc/src/core/lib/transport/
Dbdp_estimator.h57 ping_state_ = PingState::SCHEDULED; in SchedulePing()
69 GPR_ASSERT(ping_state_ == PingState::SCHEDULED); in StartPing()
79 enum class PingState { UNSCHEDULED, SCHEDULED, STARTED }; enumerator
/external/rust/crates/grpcio-sys/grpc/src/core/lib/transport/
Dbdp_estimator.h57 ping_state_ = PingState::SCHEDULED; in SchedulePing()
69 GPR_ASSERT(ping_state_ == PingState::SCHEDULED); in StartPing()
80 enum class PingState { UNSCHEDULED, SCHEDULED, STARTED }; enumerator
/external/llvm/test/CodeGen/AMDGPU/
Dlds-output-queue.ll59 ; SCHEDULED:
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dlds-output-queue.ll59 ; SCHEDULED: