Home
last modified time | relevance | path

Searched refs:SGRF_BASE (Results 1 – 19 of 19) sorted by relevance

/external/arm-trusted-firmware/plat/rockchip/rk3399/drivers/secure/
Dsecure.c21 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(16), in sgrf_ddr_rgn_global_bypass()
25 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(16), in sgrf_ddr_rgn_global_bypass()
74 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(rgn), in sgrf_ddr_rgn_config()
78 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(rgn + 8), in sgrf_ddr_rgn_config()
81 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(16), in sgrf_ddr_rgn_config()
92 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), in secure_watchdog_gate()
104 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), in secure_watchdog_ungate()
138 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(5), in secure_sgrf_init()
140 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6), in secure_sgrf_init()
142 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(7), in secure_sgrf_init()
[all …]
/external/arm-trusted-firmware/plat/rockchip/rk3288/drivers/secure/
Dsecure.c21 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(21), in sgrf_ddr_rgn_global_bypass()
25 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(21), in sgrf_ddr_rgn_global_bypass()
66 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6 + (rgn * 2)), in sgrf_ddr_rgn_config()
70 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6 + (rgn * 2) + 1), in sgrf_ddr_rgn_config()
74 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6 + (rgn * 2)), in sgrf_ddr_rgn_config()
78 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6 + (rgn * 2)), in sgrf_ddr_rgn_config()
84 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(0), SGRF_PCLK_WDT_GATE); in secure_watchdog_gate()
89 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(0), SGRF_PCLK_WDT_UNGATE); in secure_watchdog_ungate()
132 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(2), SGRF_SOC_CON2_MST_NS); in secure_sgrf_init()
133 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), SGRF_SOC_CON3_MST_NS); in secure_sgrf_init()
[all …]
/external/arm-trusted-firmware/plat/rockchip/px30/drivers/secure/
Dsecure.c84 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(4), SGRF_SLV_S_ALL_NS); in sgrf_init()
85 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(5), SGRF_SLV_S_ALL_NS); in sgrf_init()
86 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6), SGRF_SLV_S_ALL_NS); in sgrf_init()
87 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(7), SGRF_SLV_S_ALL_NS); in sgrf_init()
88 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(8), 0x00030000); in sgrf_init()
91 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), 0x000f0003); in sgrf_init()
94 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(0), DMA_IRQ_BOOT_NS); in sgrf_init()
95 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(1), DMA_PERI_CH_NS_15_0); in sgrf_init()
96 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(2), DMA_PERI_CH_NS_19_16); in sgrf_init()
97 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(3), DMA_MANAGER_BOOT_NS); in sgrf_init()
[all …]
/external/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/
Dsoc.c30 MAP_REGION_FLAT(SGRF_BASE, SGRF_SIZE,
135 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(2), 0xf0000000); in sgrf_init()
136 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), SGRF_MST_S_ALL_NS); in sgrf_init()
137 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(4), SGRF_MST_S_ALL_NS); in sgrf_init()
140 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(3), DMA_IRQ_BOOT_NS); in sgrf_init()
141 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(4), DMA_PERI_CH_NS_15_0); in sgrf_init()
142 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(5), DMA_PERI_CH_NS_19_16); in sgrf_init()
143 mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(5), DMA_MANAGER_BOOT_NS); in sgrf_init()
/external/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/
Dm0_ctl.c23 mmio_write_32(SGRF_BASE + SGRF_PMU_CON(0), WMSK_BIT(7)); in m0_init()
24 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6), WMSK_BIT(12)); in m0_init()
46 mmio_write_32(SGRF_BASE + SGRF_PMU_CON(3), in m0_configure_execute_addr()
49 mmio_write_32(SGRF_BASE + SGRF_PMU_CON(7), in m0_configure_execute_addr()
Dpmu.c1377 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in rockchip_soc_sys_pwr_dm_suspend()
1458 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in rockchip_soc_sys_pwr_dm_resume()
1608 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in plat_rockchip_pmu_init()
/external/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/
Dsoc.c27 MAP_REGION_FLAT(SGRF_BASE, SGRF_SIZE,
80 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(5), SGRF_SOC_CON_NS); in sgrf_init()
81 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(6), SGRF_SOC_CON7_BITS); in sgrf_init()
82 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(7), SGRF_SOC_CON_NS); in sgrf_init()
85 mmio_write_32(SGRF_BASE + SGRF_BUSDMAC_CON(0), SGRF_BUSDMAC_CON0_NS); in sgrf_init()
86 mmio_write_32(SGRF_BASE + SGRF_BUSDMAC_CON(1), SGRF_BUSDMAC_CON1_NS); in sgrf_init()
/external/arm-trusted-firmware/plat/rockchip/rk3288/drivers/pmu/
Dpmu.c318 mmio_write_32(SGRF_BASE + SGRF_CPU_CON(0), in rockchip_soc_sys_pwr_dm_resume()
322 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(0), in rockchip_soc_sys_pwr_dm_resume()
340 store_sgrf_cpu_con0 = mmio_read_32(SGRF_BASE + SGRF_CPU_CON(0)); in rockchip_soc_sys_pwr_dm_suspend()
341 store_sgrf_soc_con0 = mmio_read_32(SGRF_BASE + SGRF_SOC_CON(0)); in rockchip_soc_sys_pwr_dm_suspend()
359 mmio_write_32(SGRF_BASE + SGRF_CPU_CON(0), SGRF_DAPDEVICE_MSK); in rockchip_soc_sys_pwr_dm_suspend()
364 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(0), SGRF_FAST_BOOT_ENA); in rockchip_soc_sys_pwr_dm_suspend()
367 mmio_write_32(SGRF_BASE + SGRF_FAST_BOOT_ADDR, in rockchip_soc_sys_pwr_dm_suspend()
/external/arm-trusted-firmware/plat/rockchip/rk3368/drivers/pmu/
Dpmu.c232 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in pmu_set_sleep_mode()
235 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(2), in pmu_set_sleep_mode()
314 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1 + cluster), in rockchip_soc_cores_pwr_dm_on()
321 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1 + cluster), in rockchip_soc_cores_pwr_dm_on()
335 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in rockchip_soc_sys_pwr_dm_resume()
338 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(2), in rockchip_soc_sys_pwr_dm_resume()
/external/arm-trusted-firmware/plat/rockchip/rk3368/
Drk3368_def.h28 #define SGRF_BASE 0xff740000 macro
/external/arm-trusted-firmware/plat/rockchip/rk3288/
Drk3288_def.h57 #define SGRF_BASE 0xff740000 macro
/external/arm-trusted-firmware/plat/rockchip/rk3399/drivers/dram/
Ddram.c22 sdram_config.stride = (mmio_read_32(SGRF_BASE + SGRF_SOC_CON3_7(4)) >> in dram_init()
Dsuspend.c118 mmio_write_32(SGRF_BASE + SGRF_DDRRGN_CON0_16(16), in configure_sgrf()
/external/arm-trusted-firmware/plat/rockchip/rk3328/
Drk3328_def.h30 #define SGRF_BASE 0xff0d0000 macro
/external/arm-trusted-firmware/plat/rockchip/rk3399/include/shared/
Ddram_regs.h97 #define DDR_STRIDE(n) mmio_write_32(SGRF_BASE + SGRF_SOC_CON3_7(4), \
Daddressmap_shared.h28 #define SGRF_BASE (MMIO_BASE + 0x07330000) macro
/external/arm-trusted-firmware/plat/rockchip/px30/
Dpx30_def.h43 #define SGRF_BASE 0xff11c000 macro
/external/arm-trusted-firmware/plat/rockchip/rk3288/drivers/soc/
Dsoc.c27 MAP_REGION_FLAT(SGRF_BASE, SGRF_SIZE,
/external/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/
Dpmu.c602 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in sram_suspend()
659 mmio_write_32(SGRF_BASE + SGRF_SOC_CON(1), in plat_rockchip_pmu_init()