Home
last modified time | relevance | path

Searched refs:SI_SH_REG_END (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/amd/common/
Dsid.h33 #define SI_SH_REG_END 0x0000C000 macro
42 #define SI_SH_REG_SPACE_SIZE (SI_SH_REG_END - SI_SH_REG_OFFSET)
/external/mesa3d/src/amd/vulkan/
Dradv_cs.h99 assert(reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END); in radeon_set_sh_reg_seq()
117 assert(reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END); in radeon_set_sh_reg_idx()
/external/mesa3d/src/gallium/drivers/r600/
Dr600d_common.h32 #define SI_SH_REG_END 0x0000C000 macro
Dr600_cs.h172 assert(reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END); in radeon_set_sh_reg_seq()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_pm4.c61 } else if (reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END) { in si_pm4_set_reg()
Dsi_build_pm4.h93 assert(reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END); in radeon_set_sh_reg_seq()