/external/llvm/test/CodeGen/X86/ |
D | vector-shuffle-sse1.ll | 2 ; RUN: llc < %s -mcpu=x86-64 -mattr=-sse2 | FileCheck %s --check-prefix=SSE1 7 ; SSE1-LABEL: shuffle_v4f32_0001: 8 ; SSE1: # BB#0: 9 ; SSE1-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,0,0,1] 10 ; SSE1-NEXT: retq 15 ; SSE1-LABEL: shuffle_v4f32_0020: 16 ; SSE1: # BB#0: 17 ; SSE1-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,0,2,0] 18 ; SSE1-NEXT: retq 23 ; SSE1-LABEL: shuffle_v4f32_0300: [all …]
|
D | vec_fneg.ll | 2 …ple=i686-unknown-unknown -mattr=+sse | FileCheck %s --check-prefix=X32-SSE --check-prefix=X32-SSE1 4 …e=x86_64-unknown-unknown -mattr=-sse2 | FileCheck %s --check-prefix=X64-SSE --check-prefix=X64-SSE1 55 ; X32-SSE1-LABEL: fneg_bitcast: 56 ; X32-SSE1: # BB#0: 57 ; X32-SSE1-NEXT: pushl %ebp 58 ; X32-SSE1-NEXT: movl %esp, %ebp 59 ; X32-SSE1-NEXT: andl $-16, %esp 60 ; X32-SSE1-NEXT: subl $32, %esp 61 ; X32-SSE1-NEXT: movl $-2147483648, %eax # imm = 0x80000000 62 ; X32-SSE1-NEXT: movl 12(%ebp), %ecx [all …]
|
D | memcpy-2.ll | 3 …llc < %s -mattr=+sse,-sse2 -mtriple=i686-apple-darwin -mcpu=core2 | FileCheck %s -check-prefix=SSE1 28 ; SSE1-LABEL: t1: 29 ; SSE1: movaps _.str, %xmm0 30 ; SSE1: movaps %xmm0 31 ; SSE1: movb $0, 24(%esp) 32 ; SSE1: movl $0, 20(%esp) 33 ; SSE1: movl $0, 16(%esp) 68 ; SSE1-LABEL: t2: 69 ; SSE1: movaps (%ecx), %xmm0 70 ; SSE1: movaps %xmm0, (%eax) [all …]
|
D | memset-sse-stack-realignment.ll | 5 ; RUN: llc < %s -mtriple=i386-pc-mingw32 -mcpu=pentium3 | FileCheck %s -check-prefix=SSE1 21 ; SSE1-LABEL: test1: 22 ; SSE1: andl $-16 23 ; SSE1: movl %esp, %esi 24 ; SSE1: movaps 54 ; SSE1-LABEL: test2: 55 ; SSE1: andl $-16 56 ; SSE1: movl %esp, %esi 57 ; SSE1: movaps
|
D | soft-fp.ll | 6 ; RUN: | FileCheck %s --check-prefix=SSE1 --check-prefix=CHECK 41 ; SSE1: xmm{{[0-9]+}} 54 ; SSE1: xmm{{[0-9]+}}
|
D | sse1.ll | 1 ; Tests for SSE1 and below, without SSE2+. 37 ; vselect. With SSE1 v4f32 is a legal type but v4i1 (or any vector integer type) 51 ; v4i32 isn't legal for SSE1, but this should be cmpps.
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | vector-shuffle-sse1.ll | 2 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=-sse2 | FileCheck %s --check-prefix=SSE1 5 ; SSE1-LABEL: shuffle_v4f32_0001: 6 ; SSE1: # %bb.0: 7 ; SSE1-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,0,0,1] 8 ; SSE1-NEXT: retq 14 ; SSE1-LABEL: shuffle_v4f32_0020: 15 ; SSE1: # %bb.0: 16 ; SSE1-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,0,2,0] 17 ; SSE1-NEXT: retq 23 ; SSE1-LABEL: shuffle_v4f32_0300: [all …]
|
D | unfold-masked-merge-vector-variablemask.ll | 3 …le=x86_64-unknown-linux-gnu -mattr=+sse,-sse2 < %s | FileCheck %s --check-prefixes=CHECK,CHECK-SSE1 53 ; CHECK-SSE1-LABEL: out_v2i8: 54 ; CHECK-SSE1: # %bb.0: 55 ; CHECK-SSE1-NEXT: movl %r8d, %eax 56 ; CHECK-SSE1-NEXT: andl %r9d, %esi 57 ; CHECK-SSE1-NEXT: andl %r8d, %edi 58 ; CHECK-SSE1-NEXT: notb %al 59 ; CHECK-SSE1-NEXT: notb %r9b 60 ; CHECK-SSE1-NEXT: andb %cl, %r9b 61 ; CHECK-SSE1-NEXT: andb %dl, %al [all …]
|
D | merge-consecutive-loads-128.ll | 9 …llc < %s -mtriple=i686-unknown-unknown -mattr=+sse | FileCheck %s --check-prefixes=X86-SSE,X86-SSE1 23 ; X86-SSE1-LABEL: merge_2f64_f64_23: 24 ; X86-SSE1: # %bb.0: 25 ; X86-SSE1-NEXT: movl {{[0-9]+}}(%esp), %eax 26 ; X86-SSE1-NEXT: fldl 16(%eax) 27 ; X86-SSE1-NEXT: fldl 24(%eax) 28 ; X86-SSE1-NEXT: fxch %st(1) 29 ; X86-SSE1-NEXT: retl 56 ; X86-SSE1-LABEL: merge_2i64_i64_12: 57 ; X86-SSE1: # %bb.0: [all …]
|
D | unfold-masked-merge-vector-variablemask-const.ll | 2 …c -mtriple=x86_64-unknown-linux-gnu -mattr=+sse,-sse2 < %s | FileCheck %s --check-prefix=CHECK-SSE1 11 ; CHECK-SSE1-LABEL: out_constant_varx_mone: 12 ; CHECK-SSE1: # %bb.0: 13 ; CHECK-SSE1-NEXT: movq %rdi, %rax 14 ; CHECK-SSE1-NEXT: movaps (%rcx), %xmm0 15 ; CHECK-SSE1-NEXT: movaps {{.*#+}} xmm1 = [NaN,NaN,NaN,NaN] 16 ; CHECK-SSE1-NEXT: xorps %xmm0, %xmm1 17 ; CHECK-SSE1-NEXT: andps (%rsi), %xmm0 18 ; CHECK-SSE1-NEXT: orps %xmm1, %xmm0 19 ; CHECK-SSE1-NEXT: movaps %xmm0, (%rdi) [all …]
|
D | atomic-fp.ll | 3 …triple=i686-unknown-unknown -mattr=sse -verify-machineinstrs | FileCheck %s --check-prefix=X86-SSE1 28 ; X86-SSE1-LABEL: fadd_32r: 29 ; X86-SSE1: # %bb.0: 30 ; X86-SSE1-NEXT: subl $8, %esp 31 ; X86-SSE1-NEXT: movl {{[0-9]+}}(%esp), %eax 32 ; X86-SSE1-NEXT: movl (%eax), %ecx 33 ; X86-SSE1-NEXT: movl %ecx, (%esp) 34 ; X86-SSE1-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero 35 ; X86-SSE1-NEXT: addss {{[0-9]+}}(%esp), %xmm0 36 ; X86-SSE1-NEXT: movss %xmm0, {{[0-9]+}}(%esp) [all …]
|
D | memcpy-2.ll | 3 …llc < %s -mattr=+sse,-sse2 -mtriple=i686-apple-darwin -mcpu=core2 | FileCheck %s -check-prefix=SSE1 28 ; SSE1-LABEL: t1: 29 ; SSE1: movaps _.str, %xmm0 30 ; SSE1: movaps %xmm0 31 ; SSE1: movb $0, 24(%esp) 32 ; SSE1: movl $0, 20(%esp) 33 ; SSE1: movl $0, 16(%esp) 68 ; SSE1-LABEL: t2: 69 ; SSE1: movaps (%ecx), %xmm0 70 ; SSE1: movaps %xmm0, (%eax) [all …]
|
D | scalar-fp-to-i32.ll | 22 …ows-msvc -mattr=+sse | FileCheck %s --check-prefixes=X86-SSE,X86-SSE1,X86-SSE-WIN,X86-SSE1-WIN 23 …-linux-gnu -mattr=+sse | FileCheck %s --check-prefixes=X86-SSE,X86-SSE1,X86-SSE-LIN,X86-SSE1-LIN 86 ; X86-SSE1-LABEL: f_to_u32: 87 ; X86-SSE1: # %bb.0: 88 ; X86-SSE1-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero 89 ; X86-SSE1-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero 90 ; X86-SSE1-NEXT: movaps %xmm0, %xmm2 91 ; X86-SSE1-NEXT: subss %xmm1, %xmm2 92 ; X86-SSE1-NEXT: cvttss2si %xmm2, %ecx 93 ; X86-SSE1-NEXT: xorl $-2147483648, %ecx # imm = 0x80000000 [all …]
|
D | vec_fneg.ll | 2 …ple=i686-unknown-unknown -mattr=+sse | FileCheck %s --check-prefix=X32-SSE --check-prefix=X32-SSE1 4 …e=x86_64-unknown-unknown -mattr=-sse2 | FileCheck %s --check-prefix=X64-SSE --check-prefix=X64-SSE1 119 ; X32-SSE1-LABEL: fneg_bitcast: 120 ; X32-SSE1: # %bb.0: 121 ; X32-SSE1-NEXT: pushl %ebp 122 ; X32-SSE1-NEXT: movl %esp, %ebp 123 ; X32-SSE1-NEXT: andl $-16, %esp 124 ; X32-SSE1-NEXT: subl $16, %esp 125 ; X32-SSE1-NEXT: movl $-2147483648, %eax # imm = 0x80000000 126 ; X32-SSE1-NEXT: movl 12(%ebp), %ecx [all …]
|
D | atomic-non-integer.ll | 2 …linux-generic -verify-machineinstrs -mattr=sse | FileCheck %s --check-prefixes=X86,X86-SSE,X86-SSE1 56 ; X86-SSE1-LABEL: store_double: 57 ; X86-SSE1: # %bb.0: 58 ; X86-SSE1-NEXT: movl {{[0-9]+}}(%esp), %eax 59 ; X86-SSE1-NEXT: xorps %xmm0, %xmm0 60 ; X86-SSE1-NEXT: movlps {{.*#+}} xmm0 = mem[0,1],xmm0[2,3] 61 ; X86-SSE1-NEXT: movlps %xmm0, (%eax) 62 ; X86-SSE1-NEXT: retl 211 ; X86-SSE1-LABEL: load_float: 212 ; X86-SSE1: # %bb.0: [all …]
|
D | soft-fp.ll | 6 ; RUN: | FileCheck %s --check-prefix=SSE1 --check-prefix=CHECK 41 ; SSE1: xmm{{[0-9]+}} 54 ; SSE1: xmm{{[0-9]+}} 58 ; SSE1: jmp __addtf3
|
D | memcmp-more-load-pairs.ll | 4 …k=4 < %s -mtriple=i686-unknown-unknown -mattr=+sse | FileCheck %s --check-prefixes=X86,X86-SSE1 1206 ; X86-SSE1-LABEL: length16_eq: 1207 ; X86-SSE1: # %bb.0: 1208 ; X86-SSE1-NEXT: pushl %esi 1209 ; X86-SSE1-NEXT: movl {{[0-9]+}}(%esp), %eax 1210 ; X86-SSE1-NEXT: movl {{[0-9]+}}(%esp), %ecx 1211 ; X86-SSE1-NEXT: movl (%ecx), %edx 1212 ; X86-SSE1-NEXT: movl 4(%ecx), %esi 1213 ; X86-SSE1-NEXT: xorl (%eax), %edx 1214 ; X86-SSE1-NEXT: xorl 4(%eax), %esi [all …]
|
D | memcmp.ll | 3 …llc < %s -mtriple=i686-unknown-unknown -mattr=+sse | FileCheck %s --check-prefixes=X86,X86-SSE1 1297 ; X86-SSE1-LABEL: length16_eq: 1298 ; X86-SSE1: # %bb.0: 1299 ; X86-SSE1-NEXT: pushl $0 1300 ; X86-SSE1-NEXT: pushl $16 1301 ; X86-SSE1-NEXT: pushl {{[0-9]+}}(%esp) 1302 ; X86-SSE1-NEXT: pushl {{[0-9]+}}(%esp) 1303 ; X86-SSE1-NEXT: calll memcmp 1304 ; X86-SSE1-NEXT: addl $16, %esp 1305 ; X86-SSE1-NEXT: testl %eax, %eax [all …]
|
/external/skia/src/core/ |
D | SkCpu.h | 15 SSE1 = 1 << 0, enumerator 65 features |= SSE1; in Supports() 97 features &= (SSE1 | SSE2 | SSE3 | SSSE3 | SSE41 | SSE42 | AVX); in Supports() 99 features &= (SSE1 | SSE2 | SSE3 | SSSE3 | SSE41); in Supports() 101 features &= (SSE1 | SSE2); in Supports()
|
/external/skqp/src/core/ |
D | SkCpu.h | 15 SSE1 = 1 << 0, enumerator 63 features |= SSE1; in Supports() 92 features &= (SkCpu::SSE1 | SkCpu::SSE2 | SkCpu::SSE3 | SkCpu::SSSE3 | SkCpu::SSE41); in Supports() 94 features &= (SkCpu::SSE1 | SkCpu::SSE2); in Supports()
|
/external/llvm-project/llvm/test/Analysis/CostModel/X86/ |
D | arith-fp.ll | 2 …model -analyze -mtriple=x86_64-apple-macosx10.8.0 -mattr=-sse2 | FileCheck %s --check-prefixes=SSE1 18 ; SSE1-LABEL: 'fadd' 19 ; SSE1-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %F32 = fadd float undef, un… 20 ; SSE1-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %V4F32 = fadd <4 x float> u… 21 ; SSE1-NEXT: Cost Model: Found an estimated cost of 4 for instruction: %V8F32 = fadd <8 x float> u… 22 ; SSE1-NEXT: Cost Model: Found an estimated cost of 8 for instruction: %V16F32 = fadd <16 x float>… 23 ; SSE1-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %F64 = fadd double undef, u… 24 ; SSE1-NEXT: Cost Model: Found an estimated cost of 4 for instruction: %V2F64 = fadd <2 x double> … 25 ; SSE1-NEXT: Cost Model: Found an estimated cost of 8 for instruction: %V4F64 = fadd <4 x double> … 26 ; SSE1-NEXT: Cost Model: Found an estimated cost of 16 for instruction: %V8F64 = fadd <8 x double>… [all …]
|
/external/libopus/cmake/ |
D | OpusFunctions.cmake | 56 check_include_file(xmmintrin.h HAVE_XMMINTRIN_H) # SSE1 61 check_flag(SSE1 /arch:SSE) 68 check_flag(SSE1 -msse)
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86Subtarget.h | 64 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512F enumerator 583 bool hasCMov() const { return HasCMov || X86SSELevel >= SSE1 || is64Bit(); } in hasCMov() 584 bool hasSSE1() const { return X86SSELevel >= SSE1; } in hasSSE1()
|
/external/llvm-project/clang/lib/Basic/Targets/ |
D | X86.cpp | 328 .Case("+sse", SSE1) in handleTargetFeatures() 349 if ((FPMath == FP_SSE && SSELevel < SSE1) || in handleTargetFeatures() 350 (FPMath == FP_387 && SSELevel >= SSE1)) { in handleTargetFeatures() 769 case SSE1: in getTargetDefines() 789 case SSE1: in getTargetDefines() 989 .Case("sse", SSELevel >= SSE1) in hasFeature()
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86Subtarget.h | 62 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512F enumerator 619 bool hasCMov() const { return HasCMov || X86SSELevel >= SSE1 || is64Bit(); } in hasCMov() 620 bool hasSSE1() const { return X86SSELevel >= SSE1; } in hasSSE1()
|