Home
last modified time | relevance | path

Searched refs:SUB_INT (Results 1 – 25 of 29) sorted by relevance

12

/external/llvm/test/CodeGen/AMDGPU/
Dfp_to_sint.ll57 ; EG-DAG: SUB_INT
62 ; EG-DAG: SUB_INT
65 ; EG-DAG: SUB_INT
72 ; EG: SUB_INT
73 ; EG-DAG: SUB_INT
89 ; EG-DAG: SUB_INT
94 ; EG-DAG: SUB_INT
97 ; EG-DAG: SUB_INT
104 ; EG-DAG: SUB_INT
105 ; EG-DAG: SUB_INT
[all …]
Dfp_to_uint.ll48 ; EG-DAG: SUB_INT
53 ; EG-DAG: SUB_INT
56 ; EG-DAG: SUB_INT
63 ; EG: SUB_INT
64 ; EG-DAG: SUB_INT
78 ; EG-DAG: SUB_INT
83 ; EG-DAG: SUB_INT
86 ; EG-DAG: SUB_INT
93 ; EG-DAG: SUB_INT
94 ; EG-DAG: SUB_INT
[all …]
Dudivrem.ll9 ; EG-DAG: SUB_INT
13 ; EG-DAG: SUB_INT
17 ; EG: SUB_INT
22 ; EG-DAG: SUB_INT
26 ; EG-DAG: SUB_INT
66 ; EG-DAG: SUB_INT
70 ; EG-DAG: SUB_INT
74 ; EG-DAG: SUB_INT
79 ; EG-DAG: SUB_INT
83 ; EG-DAG: SUB_INT
[all …]
Dsub.ll8 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
22 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
23 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
38 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
39 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
40 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
41 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
62 ; EG-DAG: SUB_INT {{[* ]*}}
64 ; EG-DAG: SUB_INT
65 ; EG-DAG: SUB_INT {{[* ]*}}
[all …]
Dusubo.ll26 ; EG-DAG: SUB_INT
40 ; EG-DAG: SUB_INT
57 ; EG-DAG: SUB_INT
58 ; EG-DAG: SUB_INT
59 ; EG: SUB_INT
74 ; EG-DAG: SUB_INT
75 ; EG-DAG: SUB_INT
76 ; EG: SUB_INT
Dsrl.ll66 ; EG: SUB_INT {{\*? *}}[[COMPSH:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHIFT:T[0-9]+\.[XYZW]]]
93 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
94 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
135 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
136 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
137 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHC:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHC:T[0-9]+\.[XYZW]]]
138 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHD:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHD:T[0-9]+\.[XYZW]]]
Dsra.ll66 ; EG: SUB_INT {{\*? *}}[[COMPSH:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHIFT:T[0-9]+\.[XYZW]]]
92 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
93 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
146 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
147 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
148 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHC:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHC:T[0-9]+\.[XYZW]]]
149 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHD:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHD:T[0-9]+\.[XYZW]]]
Dshl.ll57 ;EG: SUB_INT {{\*? *}}[[COMPSH:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHIFT:T[0-9]+\.[XYZW]]]
84 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
85 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
123 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
124 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
125 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHC:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHC:T[0-9]+\.[XYZW]]]
126 ;EG-DAG: SUB_INT {{\*? *}}[[COMPSHD:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHD:T[0-9]+\.[XYZW]]]
Dsext-eliminate.ll7 ; EG: SUB_INT {{[* ]*}}[[RES]]
Drotl.ll6 ; R600: SUB_INT {{\** T[0-9]+\.[XYZW]}}, literal.x
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dfp_to_uint.ll50 ; EG-DAG: SUB_INT
55 ; EG-DAG: SUB_INT
58 ; EG-DAG: SUB_INT
65 ; EG: SUB_INT
66 ; EG-DAG: SUB_INT
80 ; EG-DAG: SUB_INT
85 ; EG-DAG: SUB_INT
88 ; EG-DAG: SUB_INT
95 ; EG-DAG: SUB_INT
96 ; EG-DAG: SUB_INT
[all …]
Dfp_to_sint.ll57 ; EG-DAG: SUB_INT
62 ; EG-DAG: SUB_INT
65 ; EG-DAG: SUB_INT
72 ; EG: SUB_INT
73 ; EG-DAG: SUB_INT
89 ; EG-DAG: SUB_INT
94 ; EG-DAG: SUB_INT
97 ; EG-DAG: SUB_INT
104 ; EG-DAG: SUB_INT
105 ; EG-DAG: SUB_INT
[all …]
Dr600.sub.ll20 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
31 ; EG: SUB_INT
40 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
41 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
52 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
53 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
54 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
55 ; EG: SUB_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
103 ; EG-DAG: SUB_INT {{[* ]*}}
105 ; EG-DAG: SUB_INT
[all …]
Dudivrem.ll14 ; R600-NEXT: SUB_INT T0.W, 0.0, KC0[9].X,
21 ; R600-NEXT: SUB_INT * T0.W, KC0[6].W, PS,
22 ; R600-NEXT: SUB_INT T1.W, PV.W, KC0[9].X,
26 ; R600-NEXT: SUB_INT T1.W, PV.W, KC0[9].X,
125 ; R600-NEXT: SUB_INT T0.W, 0.0, KC0[3].Z,
128 ; R600-NEXT: SUB_INT T0.W, 0.0, KC0[3].Y,
138 ; R600-NEXT: SUB_INT T0.W, KC0[3].X, PS,
140 ; R600-NEXT: SUB_INT T0.Z, KC0[2].W, PS,
142 ; R600-NEXT: SUB_INT * T2.W, PV.W, KC0[3].Z,
145 ; R600-NEXT: SUB_INT * T1.W, PV.Z, KC0[3].Y,
[all …]
Dusubo.ll33 ; EG-DAG: SUB_INT
51 ; EG-DAG: SUB_INT
75 ; EG-DAG: SUB_INT
97 ; EG-DAG: SUB_INT
98 ; EG-DAG: SUB_INT
99 ; EG: SUB_INT
119 ; EG-DAG: SUB_INT
120 ; EG-DAG: SUB_INT
121 ; EG: SUB_INT
Dsrl.ll66 ; EG: SUB_INT {{\*? *}}[[COMPSH:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHIFT:T[0-9]+\.[XYZW]]]
93 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
94 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
135 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
136 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
137 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHC:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHC:T[0-9]+\.[XYZW]]]
138 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHD:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHD:T[0-9]+\.[XYZW]]]
Dsra.ll96 ; EG: SUB_INT {{\*? *}}[[COMPSH:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHIFT:T[0-9]+\.[XYZW]]]
122 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
123 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
176 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHA:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHA:T[0-9]+\.[XYZW]]]
177 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHB:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHB:T[0-9]+\.[XYZW]]]
178 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHC:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHC:T[0-9]+\.[XYZW]]]
179 ; EG-DAG: SUB_INT {{\*? *}}[[COMPSHD:T[0-9]+\.[XYZW]]], {{literal.[xy]}}, [[SHD:T[0-9]+\.[XYZW]]]
Dsext-eliminate.ll7 ; EG: SUB_INT {{[* ]*}}[[RES]]
Dsdiv.ll168 ; EG-NEXT: SUB_INT T2.W, 0.0, PV.W,
178 ; EG-NEXT: SUB_INT * T2.W, T2.W, PS,
181 ; EG-NEXT: SUB_INT * T5.W, PV.W, T1.W,
189 ; EG-NEXT: SUB_INT T0.X, PV.W, T0.W,
634 ; EG-NEXT: SUB_INT T0.Z, 0.0, PV.W,
639 ; EG-NEXT: SUB_INT T4.W, 0.0, PV.W,
655 ; EG-NEXT: SUB_INT T4.W, T4.W, PS,
657 ; EG-NEXT: SUB_INT T1.Y, T1.Z, PS,
660 ; EG-NEXT: SUB_INT * T7.W, PV.W, T1.W,
665 ; EG-NEXT: SUB_INT * T6.W, PV.Y, T3.W,
[all …]
Dr600.extract-lowbits.ll278 ; EG-NEXT: SUB_INT * T0.W, literal.x, T0.X,
301 ; CM-NEXT: SUB_INT * T0.W, literal.x, T0.X,
394 ; EG-NEXT: SUB_INT * T0.W, literal.x, T0.X,
416 ; CM-NEXT: SUB_INT * T0.W, literal.x, T0.X,
Drotl.ll6 ; R600: SUB_INT {{\** T[0-9]+\.[XYZW]}}, literal.x
Dshl.ll633 ; EG-NEXT: SUB_INT * T0.W, literal.x, T0.Z,
692 ; EG-NEXT: SUB_INT * T1.W, literal.x, T1.Z,
695 ; EG-NEXT: SUB_INT T2.Z, literal.x, T1.X,
772 ; EG-NEXT: SUB_INT * T0.W, literal.x, T1.Z,
774 ; EG-NEXT: SUB_INT T4.Z, literal.x, T0.Z,
775 ; EG-NEXT: SUB_INT T1.W, literal.x, T0.X,
778 ; EG-NEXT: SUB_INT T0.Y, literal.x, T1.X,
941 ; EG-NEXT: SUB_INT * T0.W, literal.x, KC0[2].W,
998 ; EG-NEXT: SUB_INT * T0.W, literal.x, T0.X,
1056 ; EG-NEXT: SUB_INT T0.W, literal.x, T0.X,
[all …]
/external/freetype/include/freetype/internal/
Dftcalc.h465 #define SUB_INT( a, b ) \ macro
/external/llvm/lib/Target/AMDGPU/
DR600Instructions.td795 def SUB_INT : R600_2OP_Helper <0x35, "SUB_INT", sub>;
/external/llvm-project/llvm/lib/Target/AMDGPU/
DR600Instructions.td864 def SUB_INT : R600_2OP_Helper <0x35, "SUB_INT", sub>;

12