Home
last modified time | relevance | path

Searched refs:ShVal (Results 1 – 23 of 23) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DIntrinsicLowering.cpp194 Value *ShVal = ConstantInt::get(V->getType(), i); in LowerCTLZ() local
195 ShVal = Builder.CreateLShr(V, ShVal, "ctlz.sh"); in LowerCTLZ()
196 V = Builder.CreateOr(V, ShVal, "ctlz.step"); in LowerCTLZ()
/external/llvm-project/llvm/lib/CodeGen/
DIntrinsicLowering.cpp193 Value *ShVal = ConstantInt::get(V->getType(), i); in LowerCTLZ() local
194 ShVal = Builder.CreateLShr(V, ShVal, "ctlz.sh"); in LowerCTLZ()
195 V = Builder.CreateOr(V, ShVal, "ctlz.step"); in LowerCTLZ()
/external/llvm-project/llvm/lib/Transforms/Utils/
DVNCoercion.cpp572 T *ShVal = Helper.CreateShl( in getMemInstValueForLoadHelper() local
574 Val = Helper.CreateOr(Val, ShVal); in getMemInstValueForLoadHelper()
580 T *ShVal = Helper.CreateShl(Val, ConstantInt::get(Val->getType(), 1 * 8)); in getMemInstValueForLoadHelper() local
581 Val = Helper.CreateOr(OneElt, ShVal); in getMemInstValueForLoadHelper()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Utils/
DVNCoercion.cpp484 T *ShVal = Helper.CreateShl( in getMemInstValueForLoadHelper() local
486 Val = Helper.CreateOr(Val, ShVal); in getMemInstValueForLoadHelper()
492 T *ShVal = Helper.CreateShl(Val, ConstantInt::get(Val->getType(), 1 * 8)); in getMemInstValueForLoadHelper() local
493 Val = Helper.CreateOr(OneElt, ShVal); in getMemInstValueForLoadHelper()
/external/llvm/lib/CodeGen/
DIntrinsicLowering.cpp308 Value *ShVal = ConstantInt::get(V->getType(), i); in LowerCTLZ() local
309 ShVal = Builder.CreateLShr(V, ShVal, "ctlz.sh"); in LowerCTLZ()
310 V = Builder.CreateOr(V, ShVal, "ctlz.step"); in LowerCTLZ()
/external/llvm/lib/Target/Mips/
DMipsLongBranch.cpp493 int ShVal = STI.inMicroMipsMode() ? 2 : 4; in runOnMachineFunction() local
494 int64_t Offset = computeOffset(I->Br) / ShVal; in runOnMachineFunction()
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonLoopIdiomRecognition.cpp1443 Value *ShAmt = CIV, *ShVal = Op; in convertShiftsToLeft() local
1444 auto *VTy = cast<IntegerType>(ShVal->getType()); in convertShiftsToLeft()
1447 ShVal = IRB.CreateShl(Op, ConstantInt::get(VTy, 1)); in convertShiftsToLeft()
1452 ShVal = upcast(CastMap, IRB, ShVal, ATy); in convertShiftsToLeft()
1457 W = IRB.CreateShl(ShVal, ShAmt); in convertShiftsToLeft()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonLoopIdiomRecognition.cpp1424 Value *ShAmt = CIV, *ShVal = Op; in convertShiftsToLeft() local
1425 auto *VTy = cast<IntegerType>(ShVal->getType()); in convertShiftsToLeft()
1428 ShVal = IRB.CreateShl(Op, ConstantInt::get(VTy, 1)); in convertShiftsToLeft()
1433 ShVal = upcast(CastMap, IRB, ShVal, ATy); in convertShiftsToLeft()
1438 W = IRB.CreateShl(ShVal, ShAmt); in convertShiftsToLeft()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/
DInstCombineCasts.cpp514 Value *ShVal, *ShAmt0, *ShAmt1; in narrowRotate() local
515 if (!match(Or0, m_OneUse(m_LogicalShift(m_Value(ShVal), m_Value(ShAmt0)))) || in narrowRotate()
516 !match(Or1, m_OneUse(m_LogicalShift(m_Specific(ShVal), m_Value(ShAmt1))))) in narrowRotate()
561 if (!MaskedValueIsZero(ShVal, HiBitMask, 0, &Trunc)) in narrowRotate()
569 Value *X = Builder.CreateTrunc(ShVal, DestTy); in narrowRotate()
DInstCombineAndOrXor.cpp2042 Value *ShVal, *ShAmt0, *ShAmt1; in matchRotate() local
2043 if (!match(Or0, m_OneUse(m_LogicalShift(m_Value(ShVal), m_Value(ShAmt0)))) || in matchRotate()
2044 !match(Or1, m_OneUse(m_LogicalShift(m_Specific(ShVal), m_Value(ShAmt1))))) in matchRotate()
2086 return IntrinsicInst::Create(F, { ShVal, ShVal, ShAmt }); in matchRotate()
/external/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp1188 SDValue ShVal = N.getNode()->getOperand(0); in matchAddressRecursively() local
1193 if (CurDAG->isBaseWithConstantOffset(ShVal)) { in matchAddressRecursively()
1194 AM.IndexReg = ShVal.getNode()->getOperand(0); in matchAddressRecursively()
1196 cast<ConstantSDNode>(ShVal.getNode()->getOperand(1)); in matchAddressRecursively()
1202 AM.IndexReg = ShVal; in matchAddressRecursively()
/external/llvm/lib/Transforms/Scalar/
DGVN.cpp1107 Value *ShVal = Builder.CreateShl(Val, NumBytesSet*8); in GetMemInstValueForLoad() local
1108 Val = Builder.CreateOr(Val, ShVal); in GetMemInstValueForLoad()
1114 Value *ShVal = Builder.CreateShl(Val, 1*8); in GetMemInstValueForLoad() local
1115 Val = Builder.CreateOr(OneElt, ShVal); in GetMemInstValueForLoad()
/external/llvm/lib/Transforms/InstCombine/
DInstCombineAndOrXor.cpp275 Value *ShVal = Op->getOperand(0); in OptAndOp() local
276 ShVal = Builder->CreateLShr(ShVal, OpRHS, Op->getName()); in OptAndOp()
277 return BinaryOperator::CreateAnd(ShVal, AndRHS, TheAnd.getName()); in OptAndOp()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp2003 uint64_t ShVal = ShAmtC->getZExtValue(); in SimplifyDemandedBits() local
2007 HighBits.lshrInPlace(ShVal); in SimplifyDemandedBits()
2014 ShAmt = TLO.DAG.getConstant(ShVal, dl, getShiftAmountTy(VT, DL)); in SimplifyDemandedBits()
2104 unsigned ShVal = Op.getValueSizeInBits() - 1; in SimplifyDemandedBits() local
2105 SDValue ShAmt = TLO.DAG.getConstant(ShVal, dl, VT); in SimplifyDemandedBits()
6346 SDValue ShVal; in expandROT() local
6353 ShVal = DAG.getNode(ShOpc, DL, VT, Op0, ShAmt); in expandROT()
6361 ShVal = DAG.getNode(ShOpc, DL, VT, Op0, ShAmt); in expandROT()
6367 Result = DAG.getNode(ISD::OR, DL, VT, ShVal, HsVal); in expandROT()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp1988 SDValue ShVal = N.getOperand(0); in matchAddressRecursively() local
1993 if (CurDAG->isBaseWithConstantOffset(ShVal)) { in matchAddressRecursively()
1994 AM.IndexReg = ShVal.getOperand(0); in matchAddressRecursively()
1995 ConstantSDNode *AddVal = cast<ConstantSDNode>(ShVal.getOperand(1)); in matchAddressRecursively()
2001 AM.IndexReg = ShVal; in matchAddressRecursively()
/external/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp1065 uint64_t ShVal = ShAmt->getZExtValue(); in SimplifyDemandedBits() local
1066 Shift = TLO.DAG.getConstant(ShVal, dl, in SimplifyDemandedBits()
1126 unsigned ShVal = Op.getValueType().getSizeInBits()-1; in SimplifyDemandedBits() local
1127 SDValue ShAmt = TLO.DAG.getConstant(ShVal, dl, Op.getValueType()); in SimplifyDemandedBits()
/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp274 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in SelectArithImmed() local
277 Shift = CurDAG->getTargetConstant(ShVal, dl, MVT::i32); in SelectArithImmed()
354 unsigned ShVal = AArch64_AM::getShifterImm(ShType, Val); in SelectShiftedRegister() local
357 Shift = CurDAG->getTargetConstant(ShVal, SDLoc(N), MVT::i32); in SelectShiftedRegister()
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp2168 SDValue ShVal = N.getOperand(0); in matchAddressRecursively() local
2173 if (CurDAG->isBaseWithConstantOffset(ShVal)) { in matchAddressRecursively()
2174 AM.IndexReg = ShVal.getOperand(0); in matchAddressRecursively()
2175 ConstantSDNode *AddVal = cast<ConstantSDNode>(ShVal.getOperand(1)); in matchAddressRecursively()
2181 AM.IndexReg = ShVal; in matchAddressRecursively()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp353 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in SelectArithImmed() local
356 Shift = CurDAG->getTargetConstant(ShVal, dl, MVT::i32); in SelectArithImmed()
474 unsigned ShVal = AArch64_AM::getShifterImm(ShType, Val); in SelectShiftedRegister() local
477 Shift = CurDAG->getTargetConstant(ShVal, SDLoc(N), MVT::i32); in SelectShiftedRegister()
DAArch64InstructionSelector.cpp4210 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in select12BitValueWithLeftShift() local
4213 [=](MachineInstrBuilder &MIB) { MIB.addImm(ShVal); }, in select12BitValueWithLeftShift()
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp413 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in SelectArithImmed() local
416 Shift = CurDAG->getTargetConstant(ShVal, dl, MVT::i32); in SelectArithImmed()
534 unsigned ShVal = AArch64_AM::getShifterImm(ShType, Val); in SelectShiftedRegister() local
537 Shift = CurDAG->getTargetConstant(ShVal, SDLoc(N), MVT::i32); in SelectShiftedRegister()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp1817 uint64_t ShVal = ShAmtC->getZExtValue(); in SimplifyDemandedBits() local
1821 HighBits.lshrInPlace(ShVal); in SimplifyDemandedBits()
1828 ShAmt = TLO.DAG.getConstant(ShVal, dl, getShiftAmountTy(VT, DL)); in SimplifyDemandedBits()
1914 unsigned ShVal = Op.getValueSizeInBits() - 1; in SimplifyDemandedBits() local
1915 SDValue ShAmt = TLO.DAG.getConstant(ShVal, dl, VT); in SimplifyDemandedBits()
/external/llvm-project/llvm/lib/Target/AArch64/GISel/
DAArch64InstructionSelector.cpp5056 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in select12BitValueWithLeftShift() local
5059 [=](MachineInstrBuilder &MIB) { MIB.addImm(ShVal); }, in select12BitValueWithLeftShift()