| /external/llvm-project/llvm/include/llvm/ADT/ |
| D | Bitfields.h | 112 static constexpr Unsigned Smin = ~Smax; // 11100000 member
113 static constexpr Unsigned SignExtend = Unsigned(Smin << 1U); // 11000000
141 assert(UserValue >= T(BP::Smin) && "value is too small");
|
| /external/speex/libspeexdsp/ |
| D | preprocess.c | 215 spx_word32_t *Smin; /**< See Cohen paper */ member
462 st->Smin = (spx_word32_t*)speex_alloc(N*sizeof(spx_word32_t)); in speex_preprocess_state_init()
550 speex_free(st->Smin); in speex_preprocess_state_destroy()
675 st->Smin[i] = st->Stmp[i] = 0; in update_noise_prob()
691 st->Smin[i] = MIN32(st->Stmp[i], st->S[i]); in update_noise_prob()
697 st->Smin[i] = MIN32(st->Smin[i], st->S[i]); in update_noise_prob()
703 if (MULT16_32_Q15(QCONST16(.4f,15),st->S[i]) > st->Smin[i]) in update_noise_prob()
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonPatternsHVX.td | 306 def: OpR_RR_pat<V6_vminb, Smin, VecI8, HVI8>;
310 def: OpR_RR_pat<V6_vminh, Smin, VecI16, HVI16>;
314 def: OpR_RR_pat<V6_vminw, Smin, VecI32, HVI32>;
|
| D | HexagonPatterns.td | 374 def Smin: pf2<smin>; def Smax: pf2<smax>;
929 def: OpR_RR_pat<A2_min, Smin, i32, I32, I32>;
933 def: OpR_RR_pat<A2_minp, Smin, i64, I64, I64>;
952 def: OpR_RR_pat<A2_vminb, Smin, v8i8, V8I8>;
957 def: OpR_RR_pat<A2_vminh, Smin, v4i16, V4I16>;
962 def: OpR_RR_pat<A2_vminw, Smin, v2i32, V2I32>;
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-sve-aarch64.cc | 138 void MacroAssembler::Smin(const ZRegister& zd, in Smin() function in vixl::aarch64::MacroAssembler
144 SVEArithPredicatedFn reg_fn = &MacroAssembler::Smin; in Smin()
|
| D | macro-assembler-aarch64.h | 2750 V(smin, Smin) \
3061 V(smin, Smin) \
5654 void Smin(const ZRegister& zd, const ZRegister& zn, IntegerOperand imm);
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-sve-aarch64.cc | 2365 COMPARE_MACRO(Smin(z20.VnH(), p7.Merging(), z20.VnH(), z19.VnH()), in TEST()
2367 COMPARE_MACRO(Smin(z20.VnS(), p7.Merging(), z19.VnS(), z20.VnS()), in TEST()
2369 COMPARE_MACRO(Smin(z20.VnD(), p7.Merging(), z14.VnD(), z15.VnD()), in TEST()
3231 COMPARE_MACRO(Smin(z26.VnH(), z6.VnH(), 125), in TEST()
3287 COMPARE_MACRO(Smin(z6.VnH(), z6.VnH(), -0x7eef), in TEST()
|
| D | test-assembler-neon-aarch64.cc | 6490 __ Smin(v16.V8B(), v0.V8B(), v1.V8B()); in TEST() local
6491 __ Smin(v18.V4H(), v0.V4H(), v1.V4H()); in TEST() local
6492 __ Smin(v20.V2S(), v0.V2S(), v1.V2S()); in TEST() local
6494 __ Smin(v17.V16B(), v0.V16B(), v1.V16B()); in TEST() local
6495 __ Smin(v19.V8H(), v0.V8H(), v1.V8H()); in TEST() local
6496 __ Smin(v21.V4S(), v0.V4S(), v1.V4S()); in TEST() local
|
| D | test-disasm-neon-aarch64.cc | 1546 COMPARE_MACRO(Smin(v3.M, v4.M, v5.M), "smin v3." S ", v4." S ", v5." S); in TEST()
|
| D | test-assembler-sve-aarch64.cc | 4809 fn = &MacroAssembler::Smin; in TEST_SVE()
10919 IntWideImmFn fn = &MacroAssembler::Smin; in TEST_SVE()
|