Searched refs:TGSI_OPCODE_ARR (Results 1 – 12 of 12) sorted by relevance
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_info.c | 157 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_type()
293 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_src_type()
|
| D | tgsi_exec.c | 5479 case TGSI_OPCODE_ARR: in exec_instruction()
|
| /external/virglrenderer/src/gallium/auxiliary/tgsi/ |
| D | tgsi_info.c | 101 { 1, 1, 0, 0, 0, 0, COMP, "ARR", TGSI_OPCODE_ARR },
390 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_type()
508 case TGSI_OPCODE_ARR: in tgsi_opcode_infer_src_type()
|
| D | tgsi_util.c | 184 case TGSI_OPCODE_ARR: in tgsi_util_get_inst_usage_mask()
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 412 TGSI_OPCODE_ARR = 61, enumerator
|
| /external/virglrenderer/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 395 #define TGSI_OPCODE_ARR 61 macro
|
| /external/mesa3d/src/gallium/drivers/r300/ |
| D | r300_tgsi_to_rc.c | 80 case TGSI_OPCODE_ARR: return RC_OPCODE_ARR; in translate_opcode()
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_aos.c | 692 case TGSI_OPCODE_ARR: in lp_emit_instruction_aos()
|
| D | lp_bld_tgsi_action.c | 1188 bld_base->op_actions[TGSI_OPCODE_ARR].emit = arr_emit; in lp_set_default_actions()
2538 bld_base->op_actions[TGSI_OPCODE_ARR].emit = arr_emit_cpu; in lp_set_default_actions_cpu()
|
| /external/mesa3d/src/gallium/auxiliary/nir/ |
| D | tgsi_to_nir.c | 1838 [TGSI_OPCODE_ARR] = 0,
2072 case TGSI_OPCODE_ARR: in ttn_emit_instruction()
|
| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 3207 case TGSI_OPCODE_ARR: in handleInstruction()
3210 tgsi.getOpcode() == TGSI_OPCODE_ARR ? ROUND_N : ROUND_M; in handleInstruction()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | r600_shader.c | 10205 case TGSI_OPCODE_ARR: in tgsi_eg_arl()
10273 case TGSI_OPCODE_ARR: in tgsi_r600_arl()
11734 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_r600_arl},
11932 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_eg_arl},
12158 [TGSI_OPCODE_ARR] = { ALU_OP0_NOP, tgsi_eg_arl},
|