Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_U64ADD (Results 1 – 10 of 10) sorted by relevance

/external/virglrenderer/src/gallium/auxiliary/tgsi/
Dtgsi_info.c285 { 1, 2, 0, 0, 0, 0, COMP, "U64ADD", TGSI_OPCODE_U64ADD },
454 case TGSI_OPCODE_U64ADD: in tgsi_opcode_infer_type()
/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c220 case TGSI_OPCODE_U64ADD: in tgsi_opcode_infer_type()
Dtgsi_exec.c6221 case TGSI_OPCODE_U64ADD: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h608 TGSI_OPCODE_U64ADD = 239, enumerator
/external/virglrenderer/src/gallium/include/pipe/
Dp_shader_tokens.h590 #define TGSI_OPCODE_U64ADD 241 macro
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_from_tgsi.cpp609 case TGSI_OPCODE_U64ADD: in inferSrcType()
4039 case TGSI_OPCODE_U64ADD: in handleInstruction()
/external/mesa3d/src/gallium/auxiliary/nir/
Dnir_to_tgsi.c637 [nir_op_iadd] = { TGSI_OPCODE_UADD, TGSI_OPCODE_U64ADD }, in ntt_emit_alu()
Dtgsi_to_nir.c1961 [TGSI_OPCODE_U64ADD] = nir_op_iadd,
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c2629 bld_base->op_actions[TGSI_OPCODE_U64ADD].emit = u64add_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c12091 [TGSI_OPCODE_U64ADD] = { ALU_OP0_NOP, egcm_u64add },
12317 [TGSI_OPCODE_U64ADD] = { ALU_OP0_NOP, egcm_u64add },