Home
last modified time | relevance | path

Searched refs:TailAdd (Results 1 – 2 of 2) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVMergeBaseOffset.cpp48 bool matchLargeOffset(MachineInstr &TailAdd, Register GSReg, int64_t &Offset);
134 bool RISCVMergeBaseOffsetOpt::matchLargeOffset(MachineInstr &TailAdd, in matchLargeOffset() argument
137 assert((TailAdd.getOpcode() == RISCV::ADD) && "Expected ADD instruction!"); in matchLargeOffset()
138 Register Rs = TailAdd.getOperand(1).getReg(); in matchLargeOffset()
139 Register Rt = TailAdd.getOperand(2).getReg(); in matchLargeOffset()
/external/llvm-project/llvm/lib/Target/RISCV/
DRISCVMergeBaseOffset.cpp48 bool matchLargeOffset(MachineInstr &TailAdd, Register GSReg, int64_t &Offset);
134 bool RISCVMergeBaseOffsetOpt::matchLargeOffset(MachineInstr &TailAdd, in matchLargeOffset() argument
137 assert((TailAdd.getOpcode() == RISCV::ADD) && "Expected ADD instruction!"); in matchLargeOffset()
138 Register Rs = TailAdd.getOperand(1).getReg(); in matchLargeOffset()
139 Register Rt = TailAdd.getOperand(2).getReg(); in matchLargeOffset()