Home
last modified time | relevance | path

Searched refs:UDIVREM_I64 (Results 1 – 15 of 15) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DRuntimeLibcalls.h80 UDIVREM_I64, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/
DRuntimeLibcalls.def81 HANDLE_LIBCALL(UDIVREM_I64, nullptr)
/external/llvm-project/llvm/include/llvm/IR/
DRuntimeLibcalls.def81 HANDLE_LIBCALL(UDIVREM_I64, nullptr)
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRISelLowering.cpp226 setLibcallName(RTLIB::UDIVREM_I64, "__udivmoddi4"); in AVRTargetLowering()
361 LC = IsSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; in LowerDivRem()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyRuntimeLibcallSignatures.cpp149 Table[RTLIB::UDIVREM_I64] = i64_i64_func_i64_i64; in RuntimeLibcallSignatureTable()
/external/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyRuntimeLibcallSignatures.cpp150 Table[RTLIB::UDIVREM_I64] = i64_i64_func_i64_i64; in RuntimeLibcallSignatureTable()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp806 setLibcallName(RTLIB::UDIVREM_I64, "__aeabi_uldivmod"); in ARMTargetLowering()
815 setLibcallCallingConv(RTLIB::UDIVREM_I64, CallingConv::ARM_AAPCS); in ARMTargetLowering()
12020 case MVT::i64: LC = isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in getDivRemLibcall()
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2101 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
DDAGCombiner.cpp2145 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in isDivRemLibcallAvailable()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2190 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
DDAGCombiner.cpp3611 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in isDivRemLibcallAvailable()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2247 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
DDAGCombiner.cpp3886 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in isDivRemLibcallAvailable()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp1157 { RTLIB::UDIVREM_I64, "__rt_udiv64", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
1178 { RTLIB::UDIVREM_I64, "__aeabi_uldivmod", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
16203 case MVT::i64: LC = isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in getDivRemLibcall()
/external/llvm-project/llvm/lib/Target/ARM/
DARMISelLowering.cpp1210 { RTLIB::UDIVREM_I64, "__rt_udiv64", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
1231 { RTLIB::UDIVREM_I64, "__aeabi_uldivmod", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
17998 case MVT::i64: LC = isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in getDivRemLibcall()