Home
last modified time | relevance | path

Searched refs:UNALIGNED (Results 1 – 25 of 26) sorted by relevance

12

/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dfast-unaligned-load-store.global.ll3 …a -mcpu=hawaii -mattr=+unaligned-access-mode < %s | FileCheck -check-prefixes=GCN,GFX7-UNALIGNED %s
20 ; GFX7-UNALIGNED-LABEL: global_load_2xi16_align2:
21 ; GFX7-UNALIGNED: ; %bb.0:
22 ; GFX7-UNALIGNED-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
23 ; GFX7-UNALIGNED-NEXT: v_add_i32_e32 v2, vcc, 2, v0
24 ; GFX7-UNALIGNED-NEXT: v_addc_u32_e32 v3, vcc, 0, v1, vcc
25 ; GFX7-UNALIGNED-NEXT: flat_load_ushort v0, v[0:1]
26 ; GFX7-UNALIGNED-NEXT: flat_load_ushort v1, v[2:3]
27 ; GFX7-UNALIGNED-NEXT: s_waitcnt vmcnt(0)
28 ; GFX7-UNALIGNED-NEXT: v_lshlrev_b32_e32 v1, 16, v1
[all …]
Dfast-unaligned-load-store.private.ll3 …mcpu=hawaii -mattr=+unaligned-scratch-access < %s | FileCheck -check-prefixes=GCN,GFX7-UNALIGNED %s
20 ; GFX7-UNALIGNED-LABEL: private_load_2xi16_align2:
21 ; GFX7-UNALIGNED: ; %bb.0:
22 ; GFX7-UNALIGNED-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
23 ; GFX7-UNALIGNED-NEXT: v_add_i32_e32 v1, vcc, 2, v0
24 ; GFX7-UNALIGNED-NEXT: buffer_load_ushort v0, v0, s[0:3], 0 offen
25 ; GFX7-UNALIGNED-NEXT: buffer_load_ushort v1, v1, s[0:3], 0 offen
26 ; GFX7-UNALIGNED-NEXT: s_waitcnt vmcnt(0)
27 ; GFX7-UNALIGNED-NEXT: v_lshlrev_b32_e32 v1, 16, v1
28 ; GFX7-UNALIGNED-NEXT: v_or_b32_e32 v0, v0, v1
[all …]
Dunaligned-load-store.ll2 …igned-access-mode -verify-machineinstrs< %s | FileCheck -check-prefix=SI -check-prefix=UNALIGNED %s
23 ; UNALIGNED: buffer_load_ushort
24 ; UNALIGNED: buffer_store_short
61 ; UNALIGNED: buffer_load_dword
62 ; UNALIGNED: buffer_store_dword
75 ; UNALIGNED: buffer_load_dword
76 ; UNALIGNED: buffer_store_dword
210 ; UNALIGNED: buffer_load_dwordx2
211 ; UNALIGNED: buffer_store_dwordx2
240 ; UNALIGNED: buffer_load_dwordx2
[all …]
Dds_write2.ll4 …unaligned-access-mode < %s | FileCheck -enable-var-scope -check-prefixes=GCN,GFX9,GFX9-UNALIGNED %s
696 ; GFX9-UNALIGNED-LABEL: unaligned_offset_simple_write2_one_val_f64:
697 ; GFX9-UNALIGNED: ; %bb.0:
698 ; GFX9-UNALIGNED-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0x2c
699 ; GFX9-UNALIGNED-NEXT: s_load_dword s0, s[0:1], 0x34
700 ; GFX9-UNALIGNED-NEXT: v_lshlrev_b32_e32 v2, 3, v0
701 ; GFX9-UNALIGNED-NEXT: s_waitcnt lgkmcnt(0)
702 ; GFX9-UNALIGNED-NEXT: global_load_dwordx2 v[0:1], v2, s[2:3]
703 ; GFX9-UNALIGNED-NEXT: v_add_u32_e32 v2, s0, v2
704 ; GFX9-UNALIGNED-NEXT: v_add_u32_e32 v3, 5, v2
[all …]
Dds_read2.ll4 …unaligned-access-mode < %s | FileCheck -enable-var-scope -check-prefixes=GCN,GFX9,GFX9-UNALIGNED %s
596 ; GFX9-UNALIGNED-LABEL: unaligned_read2_f32:
597 ; GFX9-UNALIGNED: ; %bb.0:
598 ; GFX9-UNALIGNED-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0x24
599 ; GFX9-UNALIGNED-NEXT: s_load_dword s0, s[0:1], 0x2c
600 ; GFX9-UNALIGNED-NEXT: v_lshlrev_b32_e32 v2, 2, v0
601 ; GFX9-UNALIGNED-NEXT: s_waitcnt lgkmcnt(0)
602 ; GFX9-UNALIGNED-NEXT: v_add_u32_e32 v0, s0, v2
603 ; GFX9-UNALIGNED-NEXT: ds_read2_b32 v[0:1], v0 offset1:8
604 ; GFX9-UNALIGNED-NEXT: s_waitcnt lgkmcnt(0)
[all …]
Dlds-misaligned-bug.ll5 …hineinstrs -mattr=+cumode,+unaligned-access-mode < %s | FileCheck -check-prefixes=UNALIGNED,VECT %s
29 ; UNALIGNED-DAG: ds_read_b128
30 ; UNALIGNED-DAG: ds_write_b128
54 ; UNALIGNED-DAG: ds_read_b96
55 ; UNALIGNED-DAG: ds_write_b96
/external/llvm/test/CodeGen/ARM/
Dunaligned_load_store.ll8 ; RUN: | FileCheck %s -check-prefix=UNALIGNED
25 ; UNALIGNED-LABEL: t:
26 ; UNALIGNED: ldr r1
27 ; UNALIGNED: str r1
44 ; UNALIGNED-LABEL: hword:
45 ; UNALIGNED: vld1.16
46 ; UNALIGNED: vst1.16
60 ; UNALIGNED-LABEL: byte:
61 ; UNALIGNED: vld1.8
62 ; UNALIGNED: vst1.8
[all …]
D2011-10-26-memset-inline.ll3 ; RUN: llc -march=arm -mcpu=cortex-a8 < %s | FileCheck %s -check-prefix=CHECK-UNALIGNED
13 ; CHECK-UNALIGNED: strb
14 ; CHECK-UNALIGNED: str
/external/llvm-project/llvm/test/CodeGen/ARM/
Dunaligned_load_store.ll8 ; RUN: | FileCheck %s -check-prefix=UNALIGNED
25 ; UNALIGNED-LABEL: t:
26 ; UNALIGNED: ldr r1
27 ; UNALIGNED: str r1
44 ; UNALIGNED-LABEL: hword:
45 ; UNALIGNED: vld1.16
46 ; UNALIGNED: vst1.16
60 ; UNALIGNED-LABEL: byte:
61 ; UNALIGNED: vld1.8
62 ; UNALIGNED: vst1.8
[all …]
D2011-10-26-memset-inline.ll3 ; RUN: llc -mcpu=cortex-a8 < %s | FileCheck %s -check-prefix=CHECK-UNALIGNED
13 ; CHECK-UNALIGNED: strb
14 ; CHECK-UNALIGNED: str
/external/llvm-project/llvm/test/Transforms/LoadStoreVectorizer/AMDGPU/
Dmerge-stores-private.ll4 … -load-store-vectorizer -S -o - %s | FileCheck -check-prefixes=ELT4,ELT4-UNALIGNED,UNALIGNED,ALL %s
5 … -load-store-vectorizer -S -o - %s | FileCheck -check-prefixes=ELT8,ELT8-UNALIGNED,UNALIGNED,ALL %s
6 …load-store-vectorizer -S -o - %s | FileCheck -check-prefixes=ELT16,ELT16-UNALIGNED,UNALIGNED,ALL %s
19 ; ELT16-UNALIGNED: store <4 x i32>
38 ; ELT16-UNALIGNED: store <4 x i32> <i32 9, i32 1, i32 23, i32 19>, <4 x i32> addrspace(5)* %1, alig…
40 ; ELT8-UNALIGNED: store <2 x i32> <i32 9, i32 1>, <2 x i32> addrspace(5)* %1, align 1
41 ; ELT8-UNALIGNED: store <2 x i32> <i32 23, i32 19>, <2 x i32> addrspace(5)* %2, align 1
43 ; ELT4-UNALIGNED: store i32
44 ; ELT4-UNALIGNED: store i32
45 ; ELT4-UNALIGNED: store i32
[all …]
Dadjust-alloca-alignment.ll2 …atch-access,+max-private-element-size-16 < %s | FileCheck -check-prefix=UNALIGNED -check-prefix=AL…
4 …atch-access,+max-private-element-size-16 < %s | FileCheck -check-prefix=UNALIGNED -check-prefix=AL…
11 ; UNALIGNED: load <2 x i8>, <2 x i8> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
28 ; UNALIGNED: load <2 x i16>, <2 x i16> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
48 ; UNALIGNED: load <2 x i32>, <2 x i32> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
68 ; UNALIGNED: load <2 x i32>, <2 x i32> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
83 ; UNALIGNED: store <2 x i8> <i8 9, i8 10>, <2 x i8> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
98 ; UNALIGNED: store <2 x i16> <i16 9, i16 10>, <2 x i16> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
117 ; UNALIGNED: store <2 x i32> <i32 9, i32 10>, <2 x i32> addrspace(5)* %{{[0-9]+}}, align 1{{$}}
134 ; UNALIGNED: %alloca = alloca [8 x i32], align 1, addrspace(5)
[all …]
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dload-constant.96.ll2 …pu=gfx900 -mattr=+unaligned-access-mode < %s | FileCheck -check-prefixes=GCN,GFX9,GFX9-UNALIGNED %s
4 …pu=hawaii -mattr=+unaligned-access-mode < %s | FileCheck -check-prefixes=GCN,GFX7,GFX7-UNALIGNED %s
11 ; GFX9-UNALIGNED-LABEL: v_load_constant_v3i32_align1:
12 ; GFX9-UNALIGNED: ; %bb.0:
13 ; GFX9-UNALIGNED-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
14 ; GFX9-UNALIGNED-NEXT: global_load_dwordx3 v[0:2], v[0:1], off
15 ; GFX9-UNALIGNED-NEXT: s_waitcnt vmcnt(0)
16 ; GFX9-UNALIGNED-NEXT: s_setpc_b64 s[30:31]
71 ; GFX7-UNALIGNED-LABEL: v_load_constant_v3i32_align1:
72 ; GFX7-UNALIGNED: ; %bb.0:
[all …]
Dlegalize-load-local.mir7 …ttr=+unaligned-access-mode -global-isel-abort=0 %s -o - | FileCheck -check-prefix=GFX9-UNALIGNED %s
50 ; GFX9-UNALIGNED-LABEL: name: test_load_local_s1_align1
51 ; GFX9-UNALIGNED: [[COPY:%[0-9]+]]:_(p3) = COPY $vgpr0
52 ; GFX9-UNALIGNED: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p3) :: (load 1, addrspace 3)
53 ; GFX9-UNALIGNED: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
54 ; GFX9-UNALIGNED: [[COPY1:%[0-9]+]]:_(s32) = COPY [[LOAD]](s32)
55 ; GFX9-UNALIGNED: [[AND:%[0-9]+]]:_(s32) = G_AND [[COPY1]], [[C]]
56 ; GFX9-UNALIGNED: $vgpr0 = COPY [[AND]](s32)
104 ; GFX9-UNALIGNED-LABEL: name: test_load_local_s2_align1
105 ; GFX9-UNALIGNED: [[COPY:%[0-9]+]]:_(p3) = COPY $vgpr0
[all …]
Dlds-misaligned-bug.ll5 …y-machineinstrs -mattr=+cumode,+unaligned-access-mode < %s | FileCheck -check-prefixes=UNALIGNED %s
29 ; UNALIGNED-DAG: ds_read_b128
30 ; UNALIGNED-DAG: ds_write_b128
54 ; UNALIGNED-DAG: ds_read_b96
55 ; UNALIGNED-DAG: ds_write_b96
/external/tcpdump/
Dip6.h88 } UNALIGNED; variable
114 } UNALIGNED; variable
121 } UNALIGNED; variable
128 } UNALIGNED; variable
173 } UNALIGNED; variable
195 } UNALIGNED; variable
Dnetdissect-stdinc.h251 #if !(defined(_MSC_VER) && defined(UNALIGNED))
253 #undef UNALIGNED
254 #define UNALIGNED __attribute__((packed)) macro
Dprint-dccp.c52 } UNALIGNED; variable
77 } UNALIGNED; variable
92 } UNALIGNED; variable
103 } UNALIGNED; variable
115 } UNALIGNED; variable
Dtcp.h51 } UNALIGNED; variable
Dprint-bootp.c75 } UNALIGNED; variable
250 } UNALIGNED; variable
/external/llvm/test/CodeGen/AMDGPU/
Dunaligned-load-store.ll2 …ned-buffer-access -verify-machineinstrs< %s | FileCheck -check-prefix=SI -check-prefix=UNALIGNED %s
23 ; UNALIGNED: buffer_load_ushort
24 ; UNALIGNED: buffer_store_short
61 ; UNALIGNED: buffer_load_dword
62 ; UNALIGNED: buffer_store_dword
75 ; UNALIGNED: buffer_load_dword
76 ; UNALIGNED: buffer_store_dword
210 ; UNALIGNED: buffer_load_dwordx2
211 ; UNALIGNED: buffer_store_dwordx2
240 ; UNALIGNED: buffer_load_dwordx2
[all …]
/external/llvm/test/CodeGen/X86/
Dunaligned-spill-folding.ll1 …sd -mcpu=core2 -stack-alignment=4 -relocation-model=pic < %s | FileCheck %s -check-prefix=UNALIGNED
35 ; UNALIGNED-LABEL: @test1
36 ; UNALIGNED-NOT: andl $-{{..}}, %esp
37 ; UNALIGNED: movdqu {{.*}} # 16-byte Folded Spill
38 ; UNALIGNED-NOT: paddd {{.*}} # 16-byte Folded Reload
/external/llvm-project/llvm/test/CodeGen/X86/
Dunaligned-spill-folding.ll1 …sd -mcpu=core2 -stack-alignment=4 -relocation-model=pic < %s | FileCheck %s -check-prefix=UNALIGNED
35 ; UNALIGNED-LABEL: @test1
36 ; UNALIGNED-NOT: andl $-{{..}}, %esp
37 ; UNALIGNED: movdqu {{.*}} # 16-byte Spill
38 ; UNALIGNED-NOT: paddd {{.*}} # 16-byte Folded Reload
/external/llvm-project/clang/test/CodeGenObjCXX/
Darc-mangle.mm2 …eak -triple %itanium_abi_triple -emit-llvm -fblocks -o - %s | FileCheck %s --check-prefix=UNALIGNED
38 // UNALIGNED-LABEL: define {{.*}}void @_Z1gPU6__weakU11__unalignedP11objc_object(i8** %0)
40 // UNALIGNED-LABEL: define {{.*}}void @_Z1gPU11__unalignedU8__strongP11objc_object(i8** %0)
42 // UNALIGNED-LABEL: define {{.*}}void @_Z1gPU11__unalignedU15__autoreleasingP11objc_object(i8** %0)
/external/llvm-project/clang/test/CodeGenCXX/
Dcxx1z-aligned-allocation.cpp124 #ifndef UNALIGNED
170 #ifndef UNALIGNED
212 #ifndef UNALIGNED

12