Home
last modified time | relevance | path

Searched refs:UXTX (Results 1 – 25 of 36) sorted by relevance

12

/external/vixl/src/aarch64/
Doperands-aarch64.cc184 VIXL_ASSERT(reg.Is64Bits() || ((extend != SXTX) && (extend != UXTX))); in Operand()
204 (((extend_ == UXTX) || (extend_ == SXTX)) && (shift_amount_ == 0))); in IsPlainRegister()
230 return Operand(reg_, reg_.Is64Bits() ? UXTX : UXTW, shift_amount_); in ToExtendedRegister()
Dmacro-assembler-aarch64.cc924 ((operand.GetExtend() != UXTX) && (operand.GetExtend() != SXTX))); in LogicalMacro()
1900 ((operand.GetExtend() != UXTX) && (operand.GetExtend() != SXTX))); in AddSubWithCarryMacro()
Ddisasm-aarch64.cc168 const char *form = ((mode == UXTX) || (mode == SXTX)) ? "'Rds, 'Rns, 'Xm'Ext" in VisitAddSubExtended()
171 ((mode == UXTX) || (mode == SXTX)) ? "'Rns, 'Xm'Ext" : "'Rns, 'Wm'Ext"; in VisitAddSubExtended()
10604 (instr->GetExtendMode() == UXTX))) { in SubstituteExtendField()
10643 if (!((ext == UXTX) && (shift == 0))) { in SubstituteLSRegOffsetField()
/external/llvm/lib/Target/AArch64/MCTargetDesc/
DAArch64AddressingModes.h43 UXTX, enumerator
63 case AArch64_AM::UXTX: return "uxtx"; in getShiftExtendName()
130 case 3: return AArch64_AM::UXTX; in getExtendType()
157 case AArch64_AM::UXTX: return 3; break; in getExtendEncoding()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/MCTargetDesc/
DAArch64AddressingModes.h43 UXTX, enumerator
63 case AArch64_AM::UXTX: return "uxtx"; in getShiftExtendName()
130 case 3: return AArch64_AM::UXTX; in getExtendType()
157 case AArch64_AM::UXTX: return 3; break; in getExtendEncoding()
DAArch64InstPrinter.cpp1000 if (ExtType == AArch64_AM::UXTW || ExtType == AArch64_AM::UXTX) { in printArithExtend()
1004 ExtType == AArch64_AM::UXTX) || in printArithExtend()
/external/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
DAArch64AddressingModes.h43 UXTX, enumerator
63 case AArch64_AM::UXTX: return "uxtx"; in getShiftExtendName()
130 case 3: return AArch64_AM::UXTX; in getExtendType()
157 case AArch64_AM::UXTX: return 3; break; in getExtendEncoding()
DAArch64InstPrinter.cpp1014 if (ExtType == AArch64_AM::UXTW || ExtType == AArch64_AM::UXTX) { in printArithExtend()
1018 ExtType == AArch64_AM::UXTX) || in printArithExtend()
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SchedPredicates.td21 def CheckExtUXTX : CheckImmOperand_s<3, "AArch64_AM::UXTX">;
37 def CheckMemExtLSL : CheckImmOperand_s<3, "AArch64_AM::UXTX">;
DAArch64FrameLowering.cpp1267 .addImm(AArch64_AM::getArithExtendImm(AArch64_AM::UXTX, 4)) in emitPrologue()
DAArch64InstrInfo.cpp910 case AArch64_AM::UXTX: in isFalkorShiftExtFast()
944 case AArch64_AM::UXTX: in isFalkorShiftExtFast()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SchedPredicates.td21 def CheckExtUXTX : CheckImmOperand_s<3, "AArch64_AM::UXTX">;
37 def CheckMemExtLSL : CheckImmOperand_s<3, "AArch64_AM::UXTX">;
DAArch64FrameLowering.cpp1120 .addImm(AArch64_AM::getArithExtendImm(AArch64_AM::UXTX, 4)) in emitPrologue()
DAArch64InstrInfo.cpp793 case AArch64_AM::UXTX: in isFalkorShiftExtFast()
827 case AArch64_AM::UXTX: in isFalkorShiftExtFast()
/external/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h362 UXTX, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h460 UXTX, enumerator
/external/llvm-project/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h460 UXTX, enumerator
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1104 if (ExtType == AArch64_AM::UXTW || ExtType == AArch64_AM::UXTX) { in printArithExtend()
1108 ExtType == AArch64_AM::UXTX) || in printArithExtend()
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp991 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtend()
1001 return ET != AArch64_AM::UXTX && ET != AArch64_AM::SXTX; in isExtend64()
1007 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtendLSL64()
1569 if (ET == AArch64_AM::LSL) ET = AArch64_AM::UXTX; in addExtend64Operands()
2392 .Case("uxtx", AArch64_AM::UXTX) in tryParseOptionalShiftExtend()
/external/vixl/test/aarch64/
Dtest-disasm-aarch64.cc331 COMPARE(add(x12, x13, Operand(x14, UXTX, 4)), "add x12, x13, x14, uxtx #4"); in TEST()
343 COMPARE(cmn(sp, Operand(xzr, UXTX, 3)), "cmn sp, xzr, lsl #3"); in TEST()
357 COMPARE(sub(x12, x13, Operand(x14, UXTX, 4)), "sub x12, x13, x14, uxtx #4"); in TEST()
369 COMPARE(cmp(sp, Operand(xzr, UXTX, 3)), "cmp sp, xzr, lsl #3"); in TEST()
Dtest-assembler-aarch64.cc500 __ Orr(x9, x0, Operand(x1, UXTX, 3)); in TEST()
594 __ Orn(x9, x0, Operand(x1, UXTX, 3)); in TEST()
661 __ And(x9, x0, Operand(x1, UXTX, 3)); in TEST()
807 __ Bic(x9, x0, Operand(x1, UXTX, 3)); in TEST()
939 __ Eor(x9, x0, Operand(x1, UXTX, 3)); in TEST()
1006 __ Eon(x9, x0, Operand(x1, UXTX, 3)); in TEST()
5303 __ Adc(x13, x1, Operand(x2, UXTX, 4)); in TEST()
5315 __ Adc(x23, x1, Operand(x2, UXTX, 4)); in TEST()
7405 __ adds(xzr, x0, Operand(x1, UXTX)); in TEST()
7406 __ adds(xzr, x1, Operand(xzr, UXTX)); in TEST()
[all …]
Dtest-api-aarch64.cc988 VIXL_CHECK(Operand(x5, UXTX).IsPlainRegister()); in TEST()
1000 VIXL_CHECK(!Operand(x5, UXTX, 1).IsPlainRegister()); in TEST()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1254 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtend()
1273 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtendLSL64()
1745 if (ET == AArch64_AM::LSL) ET = AArch64_AM::UXTX; in addExtend64Operands()
2753 .Case("uxtx", AArch64_AM::UXTX) in tryParseOptionalShiftExtend()
/external/llvm-project/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1295 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtend()
1314 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtendLSL64()
1786 if (ET == AArch64_AM::LSL) ET = AArch64_AM::UXTX; in addExtend64Operands()
2804 .Case("uxtx", AArch64_AM::UXTX) in tryParseOptionalShiftExtend()
/external/llvm/lib/Target/AArch64/
DAArch64InstrFormats.td1781 // UXTX and SXTX only.
1808 GPR64sponly, GPR64sp, GPR64, 24>; // UXTX #0
1811 GPR64sp, GPR64sponly, GPR64, 24>; // UXTX #0
1855 // UXTX and SXTX only.
1913 GPR64, GPR64sponly, GPR64, 24>; // UXTX #0

12