Home
last modified time | relevance | path

Searched refs:VAARG_64 (Results 1 – 19 of 19) sorted by relevance

/external/llvm/lib/Target/X86/
DX86ISelLowering.h590 VAARG_64 enumerator
DX86InstrCompiler.td91 // The VAARG_64 pseudo-instruction takes the address of the va_list,
94 def VAARG_64 : I<0, Pseudo,
97 "#VAARG_64 $dst, $ap, $size, $mode, $align",
DX86InstrInfo.td181 SDNode<"X86ISD::VAARG_64", SDT_X86VAARG_64,
DX86ISelLowering.cpp16994 SDValue VAARG = DAG.getMemIntrinsicNode(X86ISD::VAARG_64, dl, in LowerVAARG()
22267 case X86ISD::VAARG_64: return "X86ISD::VAARG_64"; in getTargetNodeName()
24529 case X86::VAARG_64: in EmitInstrWithCustomInserter()
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.h819 VAARG_64, enumerator
DX86InstrCompiler.td84 // The VAARG_64 pseudo-instruction takes the address of the va_list,
87 def VAARG_64 : I<0, Pseudo,
90 "#VAARG_64 $dst, $ap, $size, $mode, $align",
DX86InstrInfo.td189 SDNode<"X86ISD::VAARG_64", SDT_X86VAARG_64,
DX86ISelLowering.cpp24355 X86ISD::VAARG_64, dl, VTs, InstOps, MVT::i64, MachinePointerInfo(SV), in LowerVAARG()
30945 NODE_NAME_CASE(VAARG_64) in getTargetNodeName()
33707 case X86::VAARG_64: in EmitInstrWithCustomInserter()
/external/capstone/arch/X86/
DX86GenAsmWriter_reduce.inc1613 844639978U, // VAARG_64
2862 // TEST8rm, VAARG_64
2876 // VAARG_64, VASTART_SAVE_XMM_REGS
2891 // VAARG_64
DX86GenAsmWriter1_reduce.inc1613 1787041655U, // VAARG_64
3331 1U, // VAARG_64
4305 // VAARG_64
DX86GenAsmWriter1.inc3037 2651874215U, // VAARG_64
11894 17488U, // VAARG_64
19873 // INSERTQI, VAARG_64, VADDPDZ128rmbk, VADDPDZ128rmbkz, VADDPDZ128rmk, VA...
19960 // VAARG_64, VBLENDVPDYrm, VBLENDVPDrm, VBLENDVPSYrm, VBLENDVPSrm, VFMADD...
20102 // VAARG_64, VADDPDZrbk, VADDPDZrbkz, VADDPSZrbk, VADDPSZrbkz, VADDSDZrrb...
20185 // VAARG_64, VPERMIL2PDmr, VPERMIL2PDmrY, VPERMIL2PDrm, VPERMIL2PDrmY, VP...
DX86GenAsmWriter.inc3037 2162191788U, // VAARG_64
11894 265U, // VAARG_64
20420 // TEST8rm, VAARG_64
20677 // VAARG_64
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.h687 VAARG_64, enumerator
DX86InstrCompiler.td84 // The VAARG_64 pseudo-instruction takes the address of the va_list,
87 def VAARG_64 : I<0, Pseudo,
90 "#VAARG_64 $dst, $ap, $size, $mode, $align",
DX86InstrInfo.td196 SDNode<"X86ISD::VAARG_64", SDT_X86VAARG_64,
DX86ISelLowering.cpp23230 X86ISD::VAARG_64, dl, in LowerVAARG()
29802 case X86ISD::VAARG_64: return "X86ISD::VAARG_64"; in getTargetNodeName()
32382 case X86::VAARG_64: in EmitInstrWithCustomInserter()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenAsmWriter1.inc4342 2719017446U, // VAARG_64
19593 279120U, // VAARG_64
32697 // VAARG_64, VBLENDVPDYrm, VBLENDVPDrm, VBLENDVPSYrm, VBLENDVPSrm, VFMADD...
32788 // VAARG_64, VADDPDZrrbk, VADDPDZrrbkz, VADDPSZrrbk, VADDPSZrrbkz, VADDSD...
32843 // VAARG_64
DX86GenAsmWriter.inc4633 1883354475U, // VAARG_64
19884 1U, // VAARG_64
35135 0U, // VAARG_64
48280 // VAARG_64
DX86GenInstrInfo.inc2981 VAARG_64 = 2966,
20666 …Inserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo328, -1 ,nullptr }, // Inst #2966 = VAARG_64