Home
last modified time | relevance | path

Searched refs:VARYING_BIT_PSIZ (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_state.h345 (brw->vue_map_geom_out.slots_valid & VARYING_BIT_PSIZ) == 0; in use_state_point_size()
/external/mesa3d/src/compiler/
Dshader_enums.h355 #define VARYING_BIT_PSIZ BITFIELD64_BIT(VARYING_SLOT_PSIZ) macro
/external/mesa3d/src/intel/compiler/
Dbrw_fs_visitor.cpp577 VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT | VARYING_BIT_PSIZ; in emit_urb_writes()
669 if (vue_map->slots_valid & VARYING_BIT_PSIZ) in emit_urb_writes()
Dbrw_vec4_visitor.cpp1091 ((prog_data->vue_map.slots_valid & VARYING_BIT_PSIZ) || in emit_psiz_and_flags()
1100 if (prog_data->vue_map.slots_valid & VARYING_BIT_PSIZ) { in emit_psiz_and_flags()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_nir.c383 info->writes_psize = nir->info.outputs_written & VARYING_BIT_PSIZ; in si_nir_scan_shader()
/external/mesa3d/src/mesa/state_tracker/
Dst_extensions.c342 options->LowerBuiltinVariablesXfb |= VARYING_BIT_PSIZ; in st_init_limits()
/external/mesa3d/src/intel/vulkan/
DgenX_pipeline.c611 if (last_vue_prog_data->vue_map.slots_valid & VARYING_BIT_PSIZ) { in emit_rs_state()