| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 938 VECREDUCE_AND, VECREDUCE_OR, VECREDUCE_XOR, enumerator
|
| /external/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/ |
| D | irtranslator-reductions.ll | 167 ; CHECK: [[VECREDUCE_XOR:%[0-9]+]]:_(s32) = G_VECREDUCE_XOR [[COPY]](<4 x s32>)
168 ; CHECK: $w0 = COPY [[VECREDUCE_XOR]](s32)
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 1154 VECREDUCE_XOR, enumerator
|
| /external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 479 case ISD::VECREDUCE_XOR: in LegalizeOp()
875 case ISD::VECREDUCE_XOR: in Expand()
|
| D | SelectionDAGDumper.cpp | 465 case ISD::VECREDUCE_XOR: return "vecreduce_xor"; in getOperationName()
|
| D | LegalizeIntegerTypes.cpp | 203 case ISD::VECREDUCE_XOR: in PromoteIntegerResult()
1521 case ISD::VECREDUCE_XOR: in PromoteIntegerOperand()
1967 case ISD::VECREDUCE_XOR: in PromoteIntOp_VECREDUCE()
2160 case ISD::VECREDUCE_XOR: in ExpandIntegerResult()
|
| D | LegalizeVectorTypes.cpp | 622 case ISD::VECREDUCE_XOR: in ScalarizeVectorOperand()
2123 case ISD::VECREDUCE_XOR: in SplitVectorOperand()
4395 case ISD::VECREDUCE_XOR: in WidenVectorOperand()
|
| D | LegalizeDAG.cpp | 1170 case ISD::VECREDUCE_XOR: in LegalizeOp()
3943 case ISD::VECREDUCE_XOR: in ExpandNode()
|
| D | SelectionDAG.cpp | 363 case ISD::VECREDUCE_XOR: in getVecReduceBaseOpcode()
|
| D | SelectionDAGBuilder.cpp | 9064 Res = DAG.getNode(ISD::VECREDUCE_XOR, dl, VT, Op1); in visitVectorReduce()
|
| D | DAGCombiner.cpp | 1742 case ISD::VECREDUCE_XOR: in visit()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 444 case ISD::VECREDUCE_XOR: return "vecreduce_xor"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 478 case ISD::VECREDUCE_XOR: in LegalizeOp()
982 case ISD::VECREDUCE_XOR: in Expand()
|
| D | LegalizeVectorTypes.cpp | 610 case ISD::VECREDUCE_XOR: in ScalarizeVectorOperand()
1990 case ISD::VECREDUCE_XOR: in SplitVectorOperand()
2076 case ISD::VECREDUCE_XOR: CombineOpc = ISD::XOR; break; in SplitVecOp_VECREDUCE()
4231 case ISD::VECREDUCE_XOR: in WidenVectorOperand()
4692 case ISD::VECREDUCE_XOR: in WidenVecOp_VECREDUCE()
|
| D | LegalizeIntegerTypes.cpp | 194 case ISD::VECREDUCE_XOR: in PromoteIntegerResult()
1317 case ISD::VECREDUCE_XOR: in PromoteIntegerOperand()
1740 case ISD::VECREDUCE_XOR: in PromoteIntOp_VECREDUCE()
1923 case ISD::VECREDUCE_XOR: in ExpandIntegerResult()
|
| D | LegalizeDAG.cpp | 1154 case ISD::VECREDUCE_XOR: in LegalizeOp()
3803 case ISD::VECREDUCE_XOR: in ExpandNode()
|
| D | TargetLowering.cpp | 7617 case ISD::VECREDUCE_XOR: BaseOpcode = ISD::XOR; break; in expandVecReduce()
|
| D | SelectionDAGBuilder.cpp | 8993 Res = DAG.getNode(ISD::VECREDUCE_XOR, dl, VT, Op1); in visitVectorReduce()
|
| D | DAGCombiner.cpp | 1619 case ISD::VECREDUCE_XOR: in visit()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 718 setOperationAction(ISD::VECREDUCE_XOR, VT, Expand); in initActions()
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 836 setOperationAction(ISD::VECREDUCE_XOR, VT, Expand); in initActions()
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 1090 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1111 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1217 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1373 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in addTypeForFixedLengthSVE()
4285 case ISD::VECREDUCE_XOR: in LowerOperation()
10208 Op.getOpcode() == ISD::VECREDUCE_XOR || in LowerVECREDUCE()
10233 case ISD::VECREDUCE_XOR: in LowerVECREDUCE()
16787 case ISD::VECREDUCE_XOR: { in LowerPredReductionToSVE()
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 304 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in addMVEVectorTypes()
9536 case ISD::VECREDUCE_XOR: BaseOpcode = ISD::XOR; break; in LowerVecReduce()
9802 case ISD::VECREDUCE_XOR: in LowerOperation()
|