Home
last modified time | relevance | path

Searched refs:VIRGL_CMD_BLIT_SIZE (Results 1 – 7 of 7) sorted by relevance

/external/virglrenderer/tests/
Dtest_fuzzer_formats.c120 uint32_t cmd[VIRGL_CMD_BLIT_SIZE + 1]; in test_format_wrong_size()
123 cmd[i++] = VIRGL_CMD_BLIT_SIZE << 16 | 0 << 8 | VIRGL_CCMD_BLIT; in test_format_wrong_size()
146 virgl_renderer_submit_cmd((void *) cmd, ctx_id, VIRGL_CMD_BLIT_SIZE + 1); in test_format_wrong_size()
191 uint32_t cmd[VIRGL_CMD_BLIT_SIZE + 1]; in test_blit_info_format_check()
194 cmd[i++] = VIRGL_CMD_BLIT_SIZE << 16 | 0 << 8 | VIRGL_CCMD_BLIT; in test_blit_info_format_check()
217 virgl_renderer_submit_cmd((void *) cmd, ctx_id, VIRGL_CMD_BLIT_SIZE + 1); in test_blit_info_format_check()
238 uint32_t cmd[VIRGL_CMD_BLIT_SIZE + 1]; in test_blit_info_format_check_null_format()
241 cmd[i++] = VIRGL_CMD_BLIT_SIZE << 16 | 0 << 8 | VIRGL_CCMD_BLIT; in test_blit_info_format_check_null_format()
264 virgl_renderer_submit_cmd((void *) cmd, ctx_id, VIRGL_CMD_BLIT_SIZE + 1); in test_blit_info_format_check_null_format()
286 uint32_t cmd[VIRGL_CMD_BLIT_SIZE + 1]; in test_format_is_plain_nullptr_deref_trigger()
[all …]
Dtestvirgl_encode.c827 virgl_encoder_write_cmd_dword(ctx, VIRGL_CMD0(VIRGL_CCMD_BLIT, 0, VIRGL_CMD_BLIT_SIZE)); in virgl_encode_blit()
/external/mesa3d/src/virtio/virtio-gpu/
Dvirgl_protocol.h421 #define VIRGL_CMD_BLIT_SIZE 21 macro
/external/minigbm/external/
Dvirgl_protocol.h418 #define VIRGL_CMD_BLIT_SIZE 21 macro
/external/virglrenderer/src/
Dvirgl_protocol.h433 #define VIRGL_CMD_BLIT_SIZE 21 macro
Dvrend_decode.c999 if (length != VIRGL_CMD_BLIT_SIZE) in vrend_decode_blit()
/external/mesa3d/src/gallium/drivers/virgl/
Dvirgl_encode.c1110 virgl_encoder_write_cmd_dword(ctx, VIRGL_CMD0(VIRGL_CCMD_BLIT, 0, VIRGL_CMD_BLIT_SIZE)); in virgl_encode_blit()