/external/llvm-project/llvm/test/CodeGen/X86/ |
D | gep-expanded-vector.ll | 18 ; CHECK-NEXT: vpaddq [[Z1]], [[Z5:%zmm[0-9]]], [[Z5]]
|
/external/llvm-project/clang/test/Index/ |
D | index-templates.cpp | 62 struct Z5 { struct 70 Z5 z5; in unresolved_exprs()
|
/external/clang/test/Index/ |
D | index-templates.cpp | 62 struct Z5 { struct 70 Z5 z5; in unresolved_exprs()
|
/external/llvm-project/clang/test/CXX/temp/temp.param/ |
D | p2.cpp | 26 template<extern int> struct Z5; //expected-error{{invalid declaration specifier}}
|
/external/mesa3d/src/amd/addrlib/src/gfx10/ |
D | gfx10SwizzlePattern.h | 3820 {Y4^Z5^X9, X4^Z4^Y9, Z3^Y5^X8, Z2^X5^Y8, }, // 31 3821 {Y3^Z5^X9, X4^Z4^Y8, Z3^Y4^X8, Z2^X5^Y7, }, // 32 3822 {Y3^Z5^X8, X3^Z4^Y8, Z3^Y4^X7, Z2^X4^Y7, }, // 33 3823 {Y2^Z5^X8, X3^Z4^Y7, Y3^Z3^X7, Z2^X4^Y6, }, // 34 3824 {Y2^Z5^X7, X2^Z4^Y7, Y3^Z3^X6, Z2^X3^Y6, }, // 35 3866 {X3^Y3^Z5, X4^Y4^Z4, Z3^Y5^X8, Z2^X5^Y8, }, // 77 3935 {Y2^X5^Z5, X3^Y4^Z4, Y3^Z3^X4, Y3, }, // 146 3936 {Y2^X4^Z5, X2^Y4^Z4, X3^Y3^Z3, Y3, }, // 147 3940 {Y2^X6^Z6, X3^Y5^Z5, Z3^Y4^X5, Y3^X4^Z4, }, // 151 3941 {Y2^X5^Z6, X2^Y5^Z5, Z3^X4^Y4, X3^Y3^Z4, }, // 152 [all …]
|
/external/llvm-project/llvm/test/Transforms/SLPVectorizer/X86/ |
D | bad-reduction.ll | 31 ; CHECK-NEXT: [[Z5:%.*]] = zext i8 [[T5]] to i64 39 ; CHECK-NEXT: [[SH5:%.*]] = shl nuw nsw i64 [[Z5]], 16 119 ; CHECK-NEXT: [[Z5:%.*]] = zext i8 [[T5]] to i64 127 ; CHECK-NEXT: [[SH5:%.*]] = shl nuw nsw i64 [[Z5]], 16 209 ; CHECK-NEXT: [[Z5:%.*]] = zext i8 [[LD5]] to i64 216 ; CHECK-NEXT: [[S5:%.*]] = shl nuw nsw i64 [[Z5]], 40 295 ; CHECK-NEXT: [[Z5:%.*]] = zext i8 [[LD5]] to i64 303 ; CHECK-NEXT: [[S5:%.*]] = shl nuw nsw i64 [[Z5]], 40
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64CallingConvention.cpp | 39 AArch64::Z3, AArch64::Z4, AArch64::Z5,
|
D | AArch64CallingConvention.td | 76 CCAssignToReg<[Z0, Z1, Z2, Z3, Z4, Z5, Z6, Z7]>>, 160 CCAssignToReg<[Z0, Z1, Z2, Z3, Z4, Z5, Z6, Z7]>>,
|
D | AArch64RegisterInfo.td | 774 def Z5 : AArch64Reg<5, "z5", [Q5, Z5_HI]>, DwarfRegNum<[101]>;
|
/external/toolchain-utils/android_bench_suite/panorama_input/ |
D | test_034.ppm | 456 …�zL�xKnF{iK~mJ}l3_PW�t���AgV4aK<iSDs]Ds]Hw]BqW<lQ5eJ.^=*Z:*W5*W50Z55_:4_:/Z5.Y4.Y40Z84^<;gE:fD?YJ… 465 …nEzhJ}lI|k/]KV�q���AdS7bJ=hP>mSAoVBqT8hK3aD1`C-Y7,X6)V3)V3.X30Z5/Y1-W/.Y4/Z5.X6-W5-W60Z:B]J8&".(… 999 …pI�nF�pI�qJ�qF�nC�i>�i>�i<�g:�d:�b8�`4�b6�a8�]4�[3�[3�[5�[5�Z4V/|V0{T/}W1�Z5�^8�a<�b8�i?�k?�uJ�zR… 1072 …����������������������������������������uxdW}aK�fP�eJ�eJ�gH�dD�eB�b?�a<�`;�Z5�[6�[6Y4~T.~T.V/|R,… 1112 …�����������������������������������������w`Ov_M~aF�dI�^=�`?�a>�_<�]:�]:~X3�Z5}W1~X3Y4~X3|R,|R,~T.… 3874 …>JL_osu��t��w��w��u��t��t��_hn^8Z5Z6X4S1R0M-M-H-… 4409 =%K3S3Y8^6b;f;a6d8f;a<e?Z5W1V3X5V4S1S4R3S5R4R3Q1P0M.K.H* 4447 5 1146= D'P.S1V5X7^8_:hA!b;_7d<a<^8X3Z5Y4W1W4W4Q3Q3T6R4M.M.L-L-… 4531 …Q1M0M0M0M0K0K0J1I0I0I0I/I/L/K.O-R0S1Q/T4W6S3W6Y6X5Z5_:_:Y4X5X5V1T0… 4728 …O-P.M.P0R0S1V4T3W3X4W3W3T3V4T3S1R3R3S4S4R3S4T5T5S1S1W3X4X3Z5Z5V0R/ [all …]
|
D | test_011.ppm | 1086 �[_kIJ1; L-.�}~uVW;Z5;����bhR;>���˻�˻��sv�����ú��`FM;!(?,0B.35#)m[aVDJ:(.�vx������������… 5525 '%5YX5YX5`]5`]4_[3^Z5]X5]X>_Z/PK## 7147 …s#Jp!Pv'Ou(Jp#CiAgX~1Rx,FmJp!BhLs&Z�4CiIo"Hn!Rk'Ph%PKVQ eO#gQ&pS*vY0|Z5~]7�]4�_6`6`6~a8b:… 7673 …qI4%#)&%C?><;:10/453564130,-*763)(%?<8HDAHB=E?;TA.wdQ�a=�d?�_6�[3�Z5�a<�u]�����q�iI�g=�d:… 7689 !/))'#"*'&:78341,-*BC>BC>?>='&%LKJHFEC?:B>8dP;�mX�b=~]7Y4�Z5�Z7�[8�gI��n��h�wT�vK�uJ�oC�l?… 7704 …%(&' ''')*(&'%)*&01-876-,*>=<?>=A=7B>8mZC�oX�e?�a<}W1�Z5~Z6}Y5_>�{Z�[�pL�oE�g=�e;�i?… 7738 …ZB8#.')6/1*())'(?A>/0.>?;./*)&"3/,=75FA>D?7FB:pV��h�xW�lJ�b=�Z5[7[7`;�oJ��^�mEta7… 8564 0.03!=A]/?`37X*Jl<Ab3WxF3T"Bh5Jp=V~L^�Td�^k�ea�Za�Z^�TY|PA`:A`:Eg?5W/5W/Df>)F#.K(=Z5<Y4*D … 8850 #<(A4L(8Q-:W1B_:ZwR=Z5.L%%C%B%B#A%B(E -J%0O'0O'-K'E=-K1P#=(F0O%7V,.L")I*J;Z,1Q".M…
|
/external/mesa3d/src/amd/addrlib/src/core/ |
D | addrlib2.h | 194 const UINT_64 Z5 = InitBit(2, 5); variable
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64CallingConvention.td | 79 CCAssignToReg<[Z0, Z1, Z2, Z3, Z4, Z5, Z6, Z7]>>, 159 CCAssignToReg<[Z0, Z1, Z2, Z3, Z4, Z5, Z6, Z7]>>,
|
D | AArch64RegisterInfo.td | 754 def Z5 : AArch64Reg<5, "z5", [Q5, Z5_HI]>, DwarfRegNum<[101]>;
|
/external/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64InstPrinter.cpp | 1218 case AArch64::Z4: Reg = AArch64::Z5; break; in getNextVectorRegister() 1219 case AArch64::Z5: Reg = AArch64::Z6; break; in getNextVectorRegister()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64InstPrinter.cpp | 1204 case AArch64::Z4: Reg = AArch64::Z5; break; in getNextVectorRegister() 1205 case AArch64::Z5: Reg = AArch64::Z6; break; in getNextVectorRegister()
|
/external/ImageMagick/PerlMagick/t/reference/write/read/ |
D | input_mat.miff | 131 Z57 O> 161 YlF�������Ĵ}NRX][erniXDD>Xeit�������vkWaZSTY]\iy���ؼoRTcofe���Z5# "6E��S8C6%/\vr… 219 …3(!'"#9Oh|������������]G,9S�X)@SXK3-P '`qbF>HQ�7;TQFV]g][aj�Z5(Zo,!8#; …
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenCallingConv.inc | 159 …AArch64::Z0, AArch64::Z1, AArch64::Z2, AArch64::Z3, AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64… 1165 …AArch64::Z0, AArch64::Z1, AArch64::Z2, AArch64::Z3, AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64…
|
D | AArch64GenRegisterInfo.inc | 270 Z5 = 250, 2670 …AArch64::Z0, AArch64::Z1, AArch64::Z2, AArch64::Z3, AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64… 2690 …AArch64::Z0, AArch64::Z1, AArch64::Z2, AArch64::Z3, AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64… 2700 …AArch64::Z0, AArch64::Z1, AArch64::Z2, AArch64::Z3, AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64… 3635 { 101U, AArch64::Z5 }, 3752 { 101U, AArch64::Z5 }, 4031 { AArch64::Z5, 101U }, 4310 { AArch64::Z5, 101U },
|
/external/ImageMagick/Magick++/tests/ |
D | test_image.miff | 78 J1+Z5,P-!J05"6#9#:#:$9#;$:$
|
/external/mksh/src/ |
D | dot.mkshrc | 119 \\builtin typeset -Uui16 -Z5 hv=2147483647
|
D | check.t | 9306 typeset -Z5 ah[*] 10054 typeset -Uui16 -Z5 hv=2147483647 10230 typeset -Uui16 -Z5 hv=2147483647 10305 typeset -Uui16 -Z5 hv=2147483647 10633 typeset -Uui16 -Z5 hv=2147483647 10803 typeset -Uui16 -Z5 hv=2147483647
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 496 AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64::Z7,
|
/external/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 499 AArch64::Z4, AArch64::Z5, AArch64::Z6, AArch64::Z7,
|
/external/javaparser/javaparser-core-testing/src/test/resources/com/github/javaparser/bulk_test_results/ |
D | openjdk_src_repo_test_results.txt | 91 langtools-19293ea3999f/test/tools/javac/annotations/neg/Z5.java
|