Searched refs:_XYZW (Results 1 – 4 of 4) sorted by relevance
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | R600RegisterInfo.td | 54 def T#Index#_XYZW : R600Reg_128 <"T"#Index#"", 92 def KC0_#Index#_XYZW : R600Reg_128 <"KC0["#!add(Index, -128)#"].XYZW", 107 def KC1_#Index#_XYZW : R600Reg_128 <"KC1["#!add(Index, -160)#"].XYZW",
|
/external/llvm/lib/Target/AMDGPU/ |
D | R600RegisterInfo.td | 54 def T#Index#_XYZW : R600Reg_128 <"T"#Index#"", 92 def KC0_#Index#_XYZW : R600Reg_128 <"KC0["#!add(Index, -128)#"].XYZW", 107 def KC1_#Index#_XYZW : R600Reg_128 <"KC1["#!add(Index, -160)#"].XYZW",
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | R600RegisterInfo.td | 54 def T#Index#_XYZW : R600Reg_128 <"T"#Index#"", 92 def KC0_#Index#_XYZW : R600Reg_128 <"KC0["#!add(Index, -128)#"].XYZW", 107 def KC1_#Index#_XYZW : R600Reg_128 <"KC1["#!add(Index, -160)#"].XYZW",
|
/external/mesa3d/src/gallium/frontends/nine/ |
D | nine_ff.c | 190 #define _XYZW(r) (r) macro 799 struct ureg_src cLColD = _XYZW(LIGHT_CONST(1)); in nine_ff_build_vs() 800 struct ureg_src cLColS = _XYZW(LIGHT_CONST(2)); in nine_ff_build_vs() 801 struct ureg_src cLColA = _XYZW(LIGHT_CONST(3)); in nine_ff_build_vs() 802 struct ureg_src cLPos = _XYZW(LIGHT_CONST(4)); in nine_ff_build_vs() 804 struct ureg_src cLDir = _XYZW(LIGHT_CONST(5)); in nine_ff_build_vs()
|