/external/rust/crates/ring/crypto/fipsmodule/ec/asm/ |
D | ecp_nistz256-armv8.pl | 92 $acc0,$acc1,$acc2,$acc3,$acc4,$acc5) = 165 ldp $acc2,$acc3,[$ap,#16] 187 mov $acc2,xzr 209 mul $acc2,$a2,$bi // a[2]*b[0] 218 adcs $acc2,$acc2,$t1 254 adcs $acc1,$acc2,$t1 256 adcs $acc2,$acc3,$t2 // +=acc[0]*0xffff0001 266 adcs $acc2,$acc2,$t2 278 adcs $acc2,$acc2,$t1 290 adcs $acc1,$acc2,$t1 [all …]
|
D | p256-x86_64-asm.pl | 197 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("%r$_",(8..15)); 252 mov %rdx, $acc2 255 add %rax, $acc2 277 sub $acc0, $acc2 285 adc %rdx, $acc2 308 add $t1, $acc2 310 add %rax, $acc2 346 add $t0, $acc2 348 add %rax, $acc2 367 add %rax, $acc2 [all …]
|
/external/boringssl/src/crypto/fipsmodule/bn/asm/ |
D | armv8-mont.pl | 283 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("x$_",(19..26)); 335 mov $acc2,xzr 382 adcs $acc2,$acc2,$t1 396 adds $acc2,$acc2,$t3 // t[2]+lo(a[1]*a[0]) 423 stp $acc2,$acc3,[$tp],#8*2 // t[2..3] 449 adc $acc2,xzr,xzr // t[10] 458 adc $acc2,$acc2,$t3 467 adcs $acc2,$acc2,$t3 475 adcs $acc2,$acc2,$t2 482 adcs $acc2,$acc2,$t1 [all …]
|
/external/rust/crates/ring/crypto/fipsmodule/bn/asm/ |
D | armv8-mont.pl | 283 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("x$_",(19..26)); 335 mov $acc2,xzr 382 adcs $acc2,$acc2,$t1 396 adds $acc2,$acc2,$t3 // t[2]+lo(a[1]*a[0]) 423 stp $acc2,$acc3,[$tp],#8*2 // t[2..3] 449 adc $acc2,xzr,xzr // t[10] 458 adc $acc2,$acc2,$t3 467 adcs $acc2,$acc2,$t3 475 adcs $acc2,$acc2,$t2 482 adcs $acc2,$acc2,$t1 [all …]
|
/external/XNNPACK/scripts/ |
D | generate-qs8-gavgpool.sh | 8 …-D ROW_TILE=7 -D CHANNEL_TILE=8 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-neon-c8-acc2.c 9 …D ROW_TILE=7 -D CHANNEL_TILE=16 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-neon-c16-acc2.c 10 …D ROW_TILE=7 -D CHANNEL_TILE=24 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-neon-c24-acc2.c 11 …D ROW_TILE=7 -D CHANNEL_TILE=32 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-neon-c32-acc2.c 13 …W_SUBTILE=7 -D CHANNEL_TILE=8 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7p7x-minmax-neon-c8-acc2.c 14 …_SUBTILE=7 -D CHANNEL_TILE=16 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7p7x-minmax-neon-c16-acc2.c 15 …_SUBTILE=7 -D CHANNEL_TILE=24 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7p7x-minmax-neon-c24-acc2.c 16 …_SUBTILE=7 -D CHANNEL_TILE=32 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7p7x-minmax-neon-c32-acc2.c 19 …OW_TILE=7 -D CHANNEL_TILE=8 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c8-acc2.c 20 …W_TILE=7 -D CHANNEL_TILE=16 -D ACCUMULATORS=2 -o src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c16-acc2.c [all …]
|
D | generate-f32-dwconv.sh | 10 …_TILE=4 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up1x4-scalar-acc2.c 12 …_TILE=4 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up2x4-scalar-acc2.c 15 … -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=MINMAX -o src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c 17 … -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=MINMAX -o src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c 20 …_TILE=9 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up1x9-scalar-acc2.c 22 …_TILE=9 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up2x9-scalar-acc2.c 25 … -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=MINMAX -o src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c 27 … -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=MINMAX -o src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c 30 …TILE=25 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up1x25-scalar-acc2.c 32 …TILE=25 -D ACCUMULATORS=2 -D WASM=0 -D ACTIVATION=LINEAR -o src/f32-dwconv/gen/up2x25-scalar-acc2.c [all …]
|
D | generate-f32-raddstoreexpminusmax.sh | 10 …D ELEMENTS_TILE=8 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-p5-x8-acc2.c 12 … ELEMENTS_TILE=12 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc2.c 15 … ELEMENTS_TILE=16 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc2.c 18 … ELEMENTS_TILE=20 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc2.c 23 …ENTS_TILE=8 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8-acc2.c 25 …NTS_TILE=12 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc2.c 28 …NTS_TILE=16 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc2.c 31 …NTS_TILE=20 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc2.c 36 …LEMENTS_TILE=8 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8-acc2.c 38 …EMENTS_TILE=12 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc2.c [all …]
|
D | generate-f16-dwconv.sh | 10 …_TILE=8 -D KERNEL_TILE=4 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up8x4-minmax-neonfp16arith-acc2.c 12 …TILE=16 -D KERNEL_TILE=4 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up16x4-minmax-neonfp16arith-acc2.c 15 …_TILE=8 -D KERNEL_TILE=9 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up8x9-minmax-neonfp16arith-acc2.c 17 …TILE=16 -D KERNEL_TILE=9 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up16x9-minmax-neonfp16arith-acc2.c 20 …ILE=8 -D KERNEL_TILE=25 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up8x25-minmax-neonfp16arith-acc2.c 22 …LE=16 -D KERNEL_TILE=25 -D ACCUMULATORS=2 -o src/f16-dwconv/gen/up16x25-minmax-neonfp16arith-acc2.c
|
D | generate-f32-dwconv2d-chw.sh | 15 …n -D ROW_TILE=1 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc2.c 18 …n -D ROW_TILE=2 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4-acc2.c 27 …D ROW_TILE=1 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc2.c 30 …D ROW_TILE=2 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-2x4-acc2.c 37 …-D ROW_TILE=1 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc2.c 40 …-D ROW_TILE=2 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-2x4-acc2.c 47 …ROW_TILE=1 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc2.c 50 …ROW_TILE=2 -D ACCUMULATORS=2 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4-acc2.c 58 …n -D ROW_TILE=1 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc2.c 62 …n -D ROW_TILE=2 -D ACCUMULATORS=2 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc2.c [all …]
|
D | generate-f32-raddextexp.sh | 9 …exp/avx2-p5.c.in -D ELEMENTS_TILE=64 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx2-p5-x64-acc2.c 14 …exp/avx2-p5.c.in -D ELEMENTS_TILE=80 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx2-p5-x80-acc2.c 17 …exp/avx2-p5.c.in -D ELEMENTS_TILE=96 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx2-p5-x96-acc2.c 23 …c.in -D ELEMENTS_TILE=128 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc2.c 28 …c.in -D ELEMENTS_TILE=160 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc2.c 31 …c.in -D ELEMENTS_TILE=192 -D ACCUMULATORS=2 -o src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc2.c
|
D | generate-f32-raddexpminusmax.sh | 9 …vx2-p5.c.in -D ELEMENTS_TILE=64 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx2-p5-x64-acc2.c 14 …vx2-p5.c.in -D ELEMENTS_TILE=80 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx2-p5-x80-acc2.c 17 …vx2-p5.c.in -D ELEMENTS_TILE=96 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx2-p5-x96-acc2.c 23 …-D ELEMENTS_TILE=128 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c 28 …-D ELEMENTS_TILE=160 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c 31 …-D ELEMENTS_TILE=192 -D ACCUMULATORS=2 -o src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c
|
/external/boringssl/src/crypto/fipsmodule/ec/asm/ |
D | p256-x86_64-asm.pl | 151 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("%r$_",(8..15)); 206 mov %rdx, $acc2 209 add %rax, $acc2 231 sub $acc0, $acc2 239 adc %rdx, $acc2 262 add $t1, $acc2 264 add %rax, $acc2 300 add $t0, $acc2 302 add %rax, $acc2 321 add %rax, $acc2 [all …]
|
/external/libopus/silk/fixed/x86/ |
D | vector_ops_FIX_sse4_1.c | 51 __m128i inVec2_76543210, acc2; in silk_inner_prod16_aligned_64_sse4_1() local 57 acc2 = _mm_setzero_si128(); in silk_inner_prod16_aligned_64_sse4_1() 72 acc2 = _mm_add_epi64( acc2, inVec1_76543210 ); in silk_inner_prod16_aligned_64_sse4_1() 75 acc1 = _mm_add_epi64( acc1, acc2 ); in silk_inner_prod16_aligned_64_sse4_1() 78 acc2 = _mm_shuffle_epi32( acc1, _MM_SHUFFLE( 0, 0, 3, 2 ) ); in silk_inner_prod16_aligned_64_sse4_1() 79 acc1 = _mm_add_epi64( acc1, acc2 ); in silk_inner_prod16_aligned_64_sse4_1()
|
/external/eigen/unsupported/Eigen/CXX11/src/Tensor/ |
D | TensorUInt128.h | 167 uint64_t acc2 = acc + c * h; variable 168 if (acc2 < acc) { 171 acc = acc2 + d * g; 172 if (acc < acc2) { 179 acc2 = (acc >> 32LL) | (carry << 32LL); 182 acc = acc2 + b * h; 183 if (acc < acc2) { 186 acc2 = acc + c * g; 187 if (acc2 < acc) { 190 acc = acc2 + d * f; [all …]
|
/external/tensorflow/tensorflow/lite/kernels/internal/optimized/ |
D | depthwiseconv_uint8_transitional.h | 3369 int32x4_t acc2; 3374 acc2 = adjusted_bias_data; 3379 acc2 = vdotq_s32(acc2, filter_reg_0_a, left_bank_2_reg); 3392 acc2 = vdotq_s32(acc2, filter_reg_1_a, left_bank_3_reg); 3393 acc2 = vdotq_s32(acc2, filter_reg_2_a, left_bank_4_reg); 3404 acc2 = vqrdmulhq_n_s32(acc2, output_multiplier); 3405 acc2 = DivideByPOT<DepthwiseConvOutputRounding::kUpward>::Run( 3406 acc2, -output_shift); 3414 vcombine_s16(vqmovn_s32(acc2), vqmovn_s32(acc3)); 3457 acc2 = adjusted_bias_data; [all …]
|
/external/tensorflow/tensorflow/lite/kernels/ |
D | cpu_backend_gemm_custom_gemv.h | 364 int32x4_t acc2 = acc0; 397 acc2 = vmlal_s16(acc2, vget_low_s16(filter_val_2.val[0]), 405 acc2 = vmlal_s16(acc2, vget_low_s16(filter_val_2.val[1]), 413 acc2 = vmlal_s16(acc2, vget_high_s16(filter_val_2.val[0]), 421 acc2 = vmlal_s16(acc2, vget_high_s16(filter_val_2.val[1]), 443 acc2 = vmlal_s16(acc2, vget_low_s16(filter_val_2), 451 acc2 = vmlal_s16(acc2, vget_high_s16(filter_val_2), 517 acc2 = vmlal_s16(acc2, vget_low_s16(filter_val_2), 525 acc2 = vmlal_s16(acc2, vget_high_s16(filter_val_2), 537 vpadd_s32(vget_low_s32(acc2), vget_high_s32(acc2)); [all …]
|
/external/libopus/celt/x86/ |
D | pitch_sse2.c | 49 __m128i inVec2_76543210, inVec2_FEDCBA98, acc2; in celt_inner_prod_sse2() local 55 acc2 = _mm_setzero_si128(); in celt_inner_prod_sse2() 69 acc2 = _mm_add_epi32(acc2, inVec1_FEDCBA98); in celt_inner_prod_sse2() 72 acc1 = _mm_add_epi32( acc1, acc2 ); in celt_inner_prod_sse2()
|
D | pitch_sse4_1.c | 51 __m128i inVec2_76543210, inVec2_FEDCBA98, acc2; in celt_inner_prod_sse4_1() local 58 acc2 = _mm_setzero_si128(); in celt_inner_prod_sse4_1() 71 acc2 = _mm_add_epi32(acc2, inVec1_FEDCBA98); in celt_inner_prod_sse4_1() 74 acc1 = _mm_add_epi32(acc1, acc2); in celt_inner_prod_sse4_1()
|
/external/libldac/src/ |
D | sigana_fixp_ldac.c | 196 INT64 acc1, acc2; in calc_mdct_pseudo_spectrum_ldac() local 202 acc2 = (INT64)y2 * (INT64)y2; in calc_mdct_pseudo_spectrum_ldac() 203 acc1 = acc1 + acc2; in calc_mdct_pseudo_spectrum_ldac() 215 acc2 = (INT64)(y0-y2) * (INT64)(y0-y2); in calc_mdct_pseudo_spectrum_ldac() 216 acc1 = acc1 + acc2; in calc_mdct_pseudo_spectrum_ldac() 228 acc2 = (INT64)(y0-y2) * (INT64)(y0-y2); in calc_mdct_pseudo_spectrum_ldac() 229 acc1 = acc1 + acc2; in calc_mdct_pseudo_spectrum_ldac() 237 acc2 = (INT64)y2 * (INT64)y2; in calc_mdct_pseudo_spectrum_ldac() 238 acc1 = acc1 + acc2; in calc_mdct_pseudo_spectrum_ldac()
|
/external/tensorflow/tensorflow/python/keras/layers/preprocessing/ |
D | preprocessing_test_utils.py | 52 def assert_extracted_output_equal(self, combiner, acc1, acc2, msg=None): argument 54 data_2 = combiner.extract(acc2) 162 acc2 = combiner.compute(data) 163 self.assertIsNot(acc, acc2) 164 self.compare_accumulators(acc, acc2)
|
/external/libaom/libaom/av1/encoder/mips/msa/ |
D | temporal_filter_msa.c | 31 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_8size_msa() local 47 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa() 87 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa() 96 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa() 133 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa() 157 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_16size_msa() local 173 LD_SW2(acc, 4, acc2, acc3); in temporal_filter_apply_16size_msa() 211 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa() 220 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa() 258 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa()
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | fdot2.ll | 41 %acc2 = fadd half %mul1, %acc1 42 store half %acc2, half addrspace(1)* %dst, align 2 83 %acc2 = fadd float %mul1, %acc1 84 store float %acc2, float addrspace(1)* %dst, align 4 123 %acc2 = fadd float %mul1, %acc1 124 store float %acc2, float addrspace(1)* %dst, align 4 160 %acc2 = fadd float %mul1, %acc1 161 store float %acc2, float addrspace(1)* %dst, align 4 197 %acc2 = fadd float %mul1, %acc1 198 store float %acc2, float addrspace(1)* %dst, align 4 [all …]
|
/external/libvpx/libvpx/vp8/encoder/mips/msa/ |
D | temporal_filter_msa.c | 27 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_16size_msa() local 42 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa() 74 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa() 80 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa() 113 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa() 140 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_8size_msa() local 158 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa() 195 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa() 202 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa() 235 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa()
|
/external/XNNPACK/ |
D | Android.bp | 121 "src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c", 123 "src/f32-dwconv/gen/up1x4-scalar-acc2.c", 125 "src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c", 127 "src/f32-dwconv/gen/up1x9-scalar-acc2.c", 129 "src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c", 131 "src/f32-dwconv/gen/up1x25-scalar-acc2.c", 133 "src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c", 135 "src/f32-dwconv/gen/up2x4-scalar-acc2.c", 137 "src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c", 139 "src/f32-dwconv/gen/up2x9-scalar-acc2.c", [all …]
|
D | BUILD.bazel | 137 "src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c", 139 "src/f32-dwconv/gen/up1x4-scalar-acc2.c", 141 "src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c", 143 "src/f32-dwconv/gen/up1x9-scalar-acc2.c", 145 "src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c", 147 "src/f32-dwconv/gen/up1x25-scalar-acc2.c", 149 "src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c", 151 "src/f32-dwconv/gen/up2x4-scalar-acc2.c", 153 "src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c", 155 "src/f32-dwconv/gen/up2x9-scalar-acc2.c", [all …]
|