/external/elfutils/backends/ |
D | riscv_symbol.c | 44 int *addsub) in riscv_reloc_simple_type() argument 58 *addsub = 1; in riscv_reloc_simple_type() 61 *addsub = -1; in riscv_reloc_simple_type() 64 *addsub = 1; in riscv_reloc_simple_type() 67 *addsub = -1; in riscv_reloc_simple_type() 70 *addsub = 1; in riscv_reloc_simple_type() 73 *addsub = -1; in riscv_reloc_simple_type()
|
D | bpf_symbol.c | 44 int *addsub __attribute__ ((unused))) in bpf_reloc_simple_type() argument
|
D | m68k_symbol.c | 58 int *addsub __attribute__ ((unused))) in m68k_reloc_simple_type() argument
|
D | csky_symbol.c | 44 int *addsub __attribute__ ((unused))) in csky_reloc_simple_type() argument
|
D | i386_symbol.c | 53 int *addsub __attribute__ ((unused))) in i386_reloc_simple_type() argument
|
D | x86_64_symbol.c | 44 int *addsub __attribute__ ((unused))) in x86_64_reloc_simple_type() argument
|
D | sh_symbol.c | 51 int *addsub __attribute__ ((unused))) in sh_reloc_simple_type() argument
|
D | ppc64_symbol.c | 46 int *addsub __attribute__ ((unused))) in ppc64_reloc_simple_type() argument
|
D | s390_symbol.c | 43 int *addsub __attribute__ ((unused))) in s390_reloc_simple_type() argument
|
D | ia64_symbol.c | 119 int *addsub __attribute__ ((unused))) in ia64_reloc_simple_type() argument
|
D | arm_symbol.c | 113 int *addsub __attribute__ ((unused))) in arm_reloc_simple_type() argument
|
D | sparc_symbol.c | 43 int *addsub __attribute__ ((unused))) in sparc_reloc_simple_type() argument
|
D | aarch64_symbol.c | 44 int *addsub __attribute__ ((unused))) in aarch64_reloc_simple_type() argument
|
/external/llvm-project/llvm/test/Transforms/InstCombine/X86/ |
D | x86-addsub.ll | 4 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) 5 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) 6 declare <4 x double> @llvm.x86.avx.addsub.pd.256(<4 x double>, <4 x double>) 7 declare <8 x float> @llvm.x86.avx.addsub.ps.256(<8 x float>, <8 x float>) 22 %5 = tail call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %3, <2 x double> %4) 35 %5 = tail call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %3, <2 x double> %4) 42 ; CHECK-NEXT: [[TMP3:%.*]] = tail call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> [[TMP0:%… 50 %5 = tail call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %3, <4 x float> %4) 67 %5 = tail call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %3, <4 x float> %4) 76 ; CHECK-NEXT: [[TMP3:%.*]] = tail call <4 x double> @llvm.x86.avx.addsub.pd.256(<4 x double> [[T… [all …]
|
/external/XNNPACK/scripts/ |
D | generate-f32-vrnd.sh | 23 tools/xngen src/f32-vrnd/vrndne-wasmsimd-addsub.c.in -D BATCH_TILE=4 -o src/f32-vrnd/gen/vrndne-was… 24 tools/xngen src/f32-vrnd/vrndne-wasmsimd-addsub.c.in -D BATCH_TILE=8 -o src/f32-vrnd/gen/vrndne-was… 25 tools/xngen src/f32-vrnd/vrndz-wasmsimd-addsub.c.in -D BATCH_TILE=4 -o src/f32-vrnd/gen/vrndz-wasm… 26 tools/xngen src/f32-vrnd/vrndz-wasmsimd-addsub.c.in -D BATCH_TILE=8 -o src/f32-vrnd/gen/vrndz-wasm… 27 tools/xngen src/f32-vrnd/vrndu-wasmsimd-addsub.c.in -D BATCH_TILE=4 -o src/f32-vrnd/gen/vrndu-wasm… 28 tools/xngen src/f32-vrnd/vrndu-wasmsimd-addsub.c.in -D BATCH_TILE=8 -o src/f32-vrnd/gen/vrndu-wasm… 29 tools/xngen src/f32-vrnd/vrndd-wasmsimd-addsub.c.in -D BATCH_TILE=4 -o src/f32-vrnd/gen/vrndd-wasm… 30 tools/xngen src/f32-vrnd/vrndd-wasmsimd-addsub.c.in -D BATCH_TILE=8 -o src/f32-vrnd/gen/vrndd-wasm…
|
/external/elfutils/libebl/ |
D | eblrelocsimpletype.c | 37 ebl_reloc_simple_type (Ebl *ebl, int reloc, int *addsub) in ebl_reloc_simple_type() argument 39 return ebl != NULL ? ebl->reloc_simple_type (ebl, reloc, addsub) : ELF_T_NUM; in ebl_reloc_simple_type()
|
/external/llvm/test/CodeGen/X86/ |
D | sse3-intrinsics-x86.ll | 5 …%res = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %a0, <2 x double> %a1) ; <<2 x doub… 8 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) nounwind readnone 13 …%res = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>>… 16 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) nounwind readnone
|
D | sse3-intrinsics-fast-isel.ll | 17 %res = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %a0, <2 x double> %a1) 20 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) nounwind readnone 32 %res = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %a0, <4 x float> %a1) 35 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) nounwind readnone
|
D | sse_reload_fold.ll | 18 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) 25 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) 71 %t = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %y, <4 x float> %f) 106 %t = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %y, <2 x double> %f)
|
/external/tensorflow/tensorflow/lite/tools/versioning/ |
D | op_version.cc | 483 if (!op_sig.options.addsub.pot_scale_int16) { in GetBuiltinOperatorVersion() 495 if (!op_sig.options.addsub.pot_scale_int16) { in GetBuiltinOperatorVersion() 503 if (op_sig.options.addsub.need_broadcast && in GetBuiltinOperatorVersion() 504 op_sig.options.addsub.num_dims > 4) { in GetBuiltinOperatorVersion() 754 op_sig.options.addsub.pot_scale_int16 = true; in GetOpSignature() 756 op_sig.options.addsub.pot_scale_int16 = add_option->pot_scale_int16(); in GetOpSignature() 762 op_sig.options.addsub.need_broadcast = in GetOpSignature() 764 op_sig.options.addsub.num_dims = in GetOpSignature() 766 op_sig.options.addsub.pot_scale_int16 = true; in GetOpSignature() 768 op_sig.options.addsub.pot_scale_int16 = sub_option->pot_scale_int16(); in GetOpSignature()
|
D | op_version.h | 70 } addsub; member
|
/external/elfutils/libdwfl/ |
D | relocate.c | 342 int addsub = 0; in relocate() local 343 Elf_Type type = ebl_reloc_simple_type (mod->ebl, rtype, &addsub); in relocate() 388 if (addsub != 0 && addend == NULL) \ in relocate() 427 if (addsub != 0) in relocate() 439 if (addsub != 0) \ in relocate() 440 tmpbuf.Name += value * addsub; \ in relocate()
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | sse_reload_fold.ll | 18 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) 25 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) 71 %t = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %y, <4 x float> %f) 106 %t = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %y, <2 x double> %f)
|
D | sse3-intrinsics-fast-isel.ll | 21 %res = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %a0, <2 x double> %a1) 24 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) nounwind readnone 36 %res = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %a0, <4 x float> %a1) 39 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) nounwind readnone
|
D | sse3-intrinsics-x86.ll | 19 …%res = call <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double> %a0, <2 x double> %a1) ; <<2 x doub… 22 declare <2 x double> @llvm.x86.sse3.addsub.pd(<2 x double>, <2 x double>) nounwind readnone 35 …%res = call <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>>… 38 declare <4 x float> @llvm.x86.sse3.addsub.ps(<4 x float>, <4 x float>) nounwind readnone
|