Home
last modified time | relevance | path

Searched refs:argw (Results 1 – 10 of 10) sorted by relevance

/external/llvm-project/clang-tools-extra/test/clang-tidy/checkers/
Dmodernize-avoid-c-arrays-ignores-three-arg-main.cpp3 int not_main(int argc, char *argv[], char *argw[]) { in not_main() argument
10 int main(int argc, char *argv[], char *argw[]) { in main() argument
14 auto not_main = [](int argc, char *argv[], char *argw[]) { in main() argument
/external/pcre/dist2/src/sljit/
DsljitNativeARM_32.c1445 sljit_s32 arg, sljit_sw argw, sljit_s32 tmp_reg) in emit_op_mem() argument
1455 FAIL_IF(load_immediate(compiler, tmp_reg, argw & ~0xfff)); in emit_op_mem()
1456 argw &= 0xfff; in emit_op_mem()
1459 FAIL_IF(load_immediate(compiler, tmp_reg, argw & ~0xff)); in emit_op_mem()
1460 argw &= 0xff; in emit_op_mem()
1464 is_type1_transfer ? argw : TYPE2_TRANSFER_IMM(argw))); in emit_op_mem()
1470 argw &= 0x3; in emit_op_mem()
1472 if (argw != 0 && !is_type1_transfer) { in emit_op_mem()
1473 FAIL_IF(push_inst(compiler, ADD | RD(tmp_reg) | RN(arg) | RM(offset_reg) | (argw << 7))); in emit_op_mem()
1479 RM(offset_reg) | (is_type1_transfer ? (1 << 25) : 0) | (argw << 7))); in emit_op_mem()
[all …]
DsljitNativeARM_64.c853 sljit_s32 arg, sljit_sw argw, sljit_s32 tmp_reg) in emit_op_mem() argument
864 argw &= 0x3; in emit_op_mem()
866 if (argw == 0 || argw == shift) in emit_op_mem()
868 | RN(arg & REG_MASK) | RM(OFFS_REG(arg)) | (argw ? (1 << 12) : 0)); in emit_op_mem()
870 …FAIL_IF(push_inst(compiler, ADD | RD(tmp_reg) | RN(arg & REG_MASK) | RM(OFFS_REG(arg)) | (argw << … in emit_op_mem()
877 FAIL_IF(load_immediate(compiler, tmp_reg, argw & ~(0xfff << shift))); in emit_op_mem()
879 argw = (argw >> shift) & 0xfff; in emit_op_mem()
881 return push_inst(compiler, STRBI | type | RT(reg) | RN(tmp_reg) | (argw << 10)); in emit_op_mem()
884 if (argw >= 0 && (argw & ((1 << shift) - 1)) == 0) { in emit_op_mem()
885 if ((argw >> shift) <= 0xfff) { in emit_op_mem()
[all …]
DsljitNativeSPARC_common.c594 …fast(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw) in getput_arg_fast() argument
598 if ((!(arg & OFFS_REG_MASK) && argw <= SIMM_MAX && argw >= SIMM_MIN) in getput_arg_fast()
599 || ((arg & OFFS_REG_MASK) && (argw & 0x3) == 0)) { in getput_arg_fast()
605 | S1(arg & REG_MASK) | ((arg & OFFS_REG_MASK) ? S2(OFFS_REG(arg)) : IMM(argw)), in getput_arg_fast()
615 static sljit_s32 can_cache(sljit_s32 arg, sljit_sw argw, sljit_s32 next_arg, sljit_sw next_argw) in can_cache() argument
621 argw &= 0x3; in can_cache()
622 SLJIT_ASSERT(argw); in can_cache()
624 if ((arg & OFFS_REG_MASK) == (next_arg & OFFS_REG_MASK) && argw == next_argw) in can_cache()
629 if (((next_argw - argw) <= SIMM_MAX && (next_argw - argw) >= SIMM_MIN)) in can_cache()
635 …mpiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw, sljit_s32 next_arg… in getput_arg() argument
[all …]
DsljitNativeMIPS_common.c744 …(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg_ar, sljit_s32 arg, sljit_sw argw);
915 …t(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg_ar, sljit_s32 arg, sljit_sw argw) in getput_arg_fast() argument
919 if (!(arg & OFFS_REG_MASK) && argw <= SIMM_MAX && argw >= SIMM_MIN) { in getput_arg_fast()
924 …| TA(reg_ar) | IMM(argw), ((flags & MEM_MASK) <= GPR_REG && (flags & LOAD_DATA)) ? reg_ar : MOVABL… in getput_arg_fast()
933 static sljit_s32 can_cache(sljit_s32 arg, sljit_sw argw, sljit_s32 next_arg, sljit_sw next_argw) in can_cache() argument
939 argw &= 0x3; in can_cache()
941 …if (argw && argw == next_argw && (arg == next_arg || (arg & OFFS_REG_MASK) == (next_arg & OFFS_REG… in can_cache()
947 if (((next_argw - argw) <= SIMM_MAX && (next_argw - argw) >= SIMM_MIN)) in can_cache()
956 …ler *compiler, sljit_s32 flags, sljit_s32 reg_ar, sljit_s32 arg, sljit_sw argw, sljit_s32 next_arg… in getput_arg() argument
977 argw &= 0x3; in getput_arg()
[all …]
DsljitNativeARM_T2_32.c874 #define OFFSET_CHECK(imm, shift) (!(argw & ~(imm << shift)))
968 sljit_s32 arg, sljit_sw argw, sljit_s32 tmp_reg) in emit_op_mem() argument
978 tmp = get_imm(argw & ~0xfff); in emit_op_mem()
981 …return push_inst32(compiler, sljit_mem32[flags] | MEM_IMM12 | RT4(reg) | RN4(tmp_reg) | (argw & 0x… in emit_op_mem()
984 FAIL_IF(load_immediate(compiler, tmp_reg, argw)); in emit_op_mem()
991 argw &= 0x3; in emit_op_mem()
995 if (!argw && IS_3_LO_REGS(reg, arg, other_r)) in emit_op_mem()
997 …return push_inst32(compiler, sljit_mem32[flags] | RT4(reg) | RN4(arg) | RM4(other_r) | (argw << 4)… in emit_op_mem()
1000 if (argw > 0xfff) { in emit_op_mem()
1001 tmp = get_imm(argw & ~0xfff); in emit_op_mem()
[all …]
DsljitNativePPC_common.c987 sljit_s32 arg, sljit_sw argw, sljit_s32 tmp_reg) in emit_op_mem() argument
998 argw &= 0x3; in emit_op_mem()
1001 if (argw != 0) { in emit_op_mem()
1003 …FAIL_IF(push_inst(compiler, RLWINM | S(OFFS_REG(arg)) | A(tmp_reg) | (argw << 11) | ((31 - argw) <… in emit_op_mem()
1005 FAIL_IF(push_inst(compiler, RLDI(tmp_reg, OFFS_REG(arg), argw, 63 - argw, 1))); in emit_op_mem()
1023 if ((inst & INT_ALIGNED) && (argw & 0x3) != 0) { in emit_op_mem()
1024 FAIL_IF(load_immediate(compiler, tmp_reg, argw)); in emit_op_mem()
1031 if (argw <= SIMM_MAX && argw >= SIMM_MIN) in emit_op_mem()
1032 return push_inst(compiler, INST_CODE_AND_DST(inst, inp_flags, reg) | A(arg) | IMM(argw)); in emit_op_mem()
1035 if (argw <= 0x7fff7fffl && argw >= -0x80000000l) { in emit_op_mem()
[all …]
DsljitNativeX86_common.c1575 #define BINARY_IMM(op_imm, op_mr, immw, arg, argw) \ argument
1577 inst = emit_x86_instruction(compiler, 1 | EX86_BIN_INS, SLJIT_IMM, immw, arg, argw); \
1583 inst = emit_x86_instruction(compiler, 1, (arg == TMP_REG1) ? TMP_REG2 : TMP_REG1, 0, arg, argw); \
1593 #define BINARY_IMM(op_imm, op_mr, immw, arg, argw) \ argument
1594 inst = emit_x86_instruction(compiler, 1 | EX86_BIN_INS, SLJIT_IMM, immw, arg, argw); \
/external/llvm-project/llvm/test/Transforms/InstCombine/
Dicmp-range.ll49 define i1 @test_nonzero6(i8* %argw) {
52 %val = load i8, i8* %argw, !range !3
/external/llvm/test/Transforms/InstCombine/
Dicmp-range.ll49 define i1 @test_nonzero6(i8* %argw) {
52 %val = load i8, i8* %argw, !range !3