Home
last modified time | relevance | path

Searched refs:base_level_info (Results 1 – 5 of 5) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dradv_image.c628 const struct legacy_surf_level *base_level_info, in si_set_mutable_tex_desc_fields() argument
646 va += base_level_info->offset; in si_set_mutable_tex_desc_fields()
650 base_level_info->mode == RADEON_SURF_MODE_2D) in si_set_mutable_tex_desc_fields()
661 meta_va += base_level_info->dcc_offset; in si_set_mutable_tex_desc_fields()
734 unsigned pitch = base_level_info->nblk_x * block_width; in si_set_mutable_tex_desc_fields()
1550 const struct legacy_surf_level *base_level_info = NULL; in radv_image_view_make_descriptor() local
1553 base_level_info = &plane->surface.u.legacy.stencil_level[iview->base_mip]; in radv_image_view_make_descriptor()
1555 base_level_info = &plane->surface.u.legacy.level[iview->base_mip]; in radv_image_view_make_descriptor()
1558 base_level_info, in radv_image_view_make_descriptor()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_descriptors.c300 const struct legacy_surf_level *base_level_info, in si_set_mutable_tex_desc_fields() argument
320 va += base_level_info->offset; in si_set_mutable_tex_desc_fields()
330 if (sscreen->info.chip_class >= GFX9 || base_level_info->mode == RADEON_SURF_MODE_2D) in si_set_mutable_tex_desc_fields()
341 meta_va += base_level_info->dcc_offset; in si_set_mutable_tex_desc_fields()
342 assert(base_level_info->mode == RADEON_SURF_MODE_2D); in si_set_mutable_tex_desc_fields()
424 unsigned pitch = base_level_info->nblk_x * block_width; in si_set_mutable_tex_desc_fields()
469 si_set_mutable_tex_desc_fields(sctx->screen, tex, sview->base_level_info, sview->base_level, in si_set_sampler_view_desc()
Dsi_state.h488 const struct legacy_surf_level *base_level_info,
Dsi_pipe.h655 const struct legacy_surf_level *base_level_info; member
Dsi_state.c4283 view->base_level_info = &surflevel[base_level]; in si_create_sampler_view_custom()