Searched refs:batch_eq_40 (Results 1 – 3 of 3) sorted by relevance
/external/XNNPACK/test/ |
D | f32-vsqrt.cc | 538 TEST(F32_VSQRT__NEONFMA_NR1RSQRTS1FMA1ADJ_X40, batch_eq_40) { in TEST() argument 1008 TEST(F32_VSQRT__NEONFMA_NR2FMA1ADJ_X40, batch_eq_40) { in TEST() argument 1431 TEST(F32_VSQRT__FMA3_NR1FMA1ADJ_X40, batch_eq_40) { in TEST() argument
|
D | f32-velu.cc | 4337 TEST(F32_VELU__AVX_RR2_LUT4_P4_PERM_X40, batch_eq_40) { in TEST() argument 4835 TEST(F32_VELU__AVX_RR2_LUT16_P3_X40, batch_eq_40) { in TEST() argument 5333 TEST(F32_VELU__AVX_RR2_P6_X40, batch_eq_40) { in TEST() argument 5831 TEST(F32_VELU__AVX2_RR1_LUT4_P4_PERM_X40, batch_eq_40) { in TEST() argument 6661 TEST(F32_VELU__AVX2_RR1_LUT8_P4_PERM_X40, batch_eq_40) { in TEST() argument 7491 TEST(F32_VELU__AVX2_RR1_LUT16_P3_GATHER_X40, batch_eq_40) { in TEST() argument 8321 TEST(F32_VELU__AVX2_RR1_P6_X40, batch_eq_40) { in TEST() argument
|
D | f32-sigmoid.cc | 5567 TEST(F32_SIGMOID__AVX_RR2_P5_DIV_X40, batch_eq_40) { in TEST() argument 6037 TEST(F32_SIGMOID__AVX_RR2_P5_NR2_X40, batch_eq_40) { in TEST() argument 6507 TEST(F32_SIGMOID__AVX2_RR1_P5_DIV_X40, batch_eq_40) { in TEST() argument 6977 TEST(F32_SIGMOID__AVX2_RR1_P5_NR1FMA_X40, batch_eq_40) { in TEST() argument 7447 TEST(F32_SIGMOID__AVX2_RR1_P5_NR2FMA_X40, batch_eq_40) { in TEST() argument
|