Home
last modified time | relevance | path

Searched refs:brw_null_reg (Results 1 – 20 of 20) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_clip_unfilled.c82 brw_MUL(p, vec4(brw_null_reg()), brw_swizzle(e, BRW_SWIZZLE_YZXW), in compute_tri_direction()
106 vec1(brw_null_reg()), in cull_direction()
143 vec1(brw_null_reg()), in copy_bfc()
204 vec1(brw_null_reg()), in compute_offset()
217 vec1(brw_null_reg()), in compute_offset()
233 vec1(brw_null_reg()), in merge_edgeflags()
243 brw_AND(p, vec1(brw_null_reg()), get_element_ud(c->reg.R0, 2), brw_imm_ud(1<<8)); in merge_edgeflags()
251 brw_AND(p, vec1(brw_null_reg()), get_element_ud(c->reg.R0, 2), brw_imm_ud(1<<9)); in merge_edgeflags()
327 vec1(brw_null_reg()), BRW_CONDITIONAL_NZ, in emit_lines()
370 vec1(brw_null_reg()), BRW_CONDITIONAL_NZ, in emit_points()
[all …]
Dbrw_clip_tri.c143 vec1(brw_null_reg()), in brw_clip_tri_init_vertices()
181 vec1(brw_null_reg()), in brw_clip_tri_flat_shade()
195 vec1(brw_null_reg()), in brw_clip_tri_flat_shade()
234 brw_AND(p, vec1(brw_null_reg()), c->reg.vertex_src_mask, brw_imm_ud(1)); in load_clip_distance()
249 brw_CMP(p, brw_null_reg(), cond, vec1(dst), brw_imm_f(0.0f)); in load_clip_distance()
290 brw_AND(p, vec1(brw_null_reg()), c->reg.planemask, brw_imm_ud(1)); in brw_clip_tri()
332 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_EQ, get_addr_reg(vtxOut), brw_imm_uw(0) ); in brw_clip_tri()
374 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_EQ, get_addr_reg(vtxOut), brw_imm_uw(0) ); in brw_clip_tri()
428 vec1(brw_null_reg()), in brw_clip_tri()
507 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_NZ, c->reg.planemask, brw_imm_ud(0)); in maybe_do_clip_tri()
[all …]
Dbrw_clip_line.c129 struct brw_reg v1_null_ud = retype(vec1(brw_null_reg()), BRW_REGISTER_TYPE_UD); in clip_and_emit_line()
150 brw_AND(p, brw_null_reg(), get_element_ud(c->reg.R0, 2), in clip_and_emit_line()
199 brw_CMP(p, brw_null_reg(), BRW_CONDITIONAL_L, vec1(c->reg.dp1), brw_imm_f(0.0f)); in clip_and_emit_line()
208 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_LE, c->reg.dp0, brw_imm_f(0.0)); in clip_and_emit_line()
220 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_G, c->reg.t, c->reg.t1 ); in clip_and_emit_line()
234 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_L, c->reg.dp0, brw_imm_f(0.0)); in clip_and_emit_line()
243 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_G, c->reg.t, c->reg.t0 ); in clip_and_emit_line()
274 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_L, c->reg.t, brw_imm_f(1.0)); in clip_and_emit_line()
Dbrw_clip_util.c167 brw_MUL(p, vec4(brw_null_reg()), deref_4f(v1_ptr, delta), t0); in brw_clip_interp_vertex()
216 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_EQ, in brw_clip_interp_vertex()
276 vec4(brw_null_reg()), in brw_clip_interp_vertex()
342 allocate ? c->reg.R0 : retype(brw_null_reg(), BRW_REGISTER_TYPE_UD), in brw_clip_emit_vue()
363 retype(brw_null_reg(), BRW_REGISTER_TYPE_UD), in brw_clip_kill_thread()
444 brw_AND(p, brw_null_reg(), c->reg.ff_sync, brw_imm_ud(0x1)); in brw_clip_ff_sync()
Dbrw_eu_emit.c1414 brw_set_src0(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1415 brw_set_src1(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1417 brw_set_dest(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1418 brw_set_src0(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1423 brw_set_dest(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1615 brw_set_src0(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1616 brw_set_src1(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1618 brw_set_dest(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1619 brw_set_src0(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1624 brw_set_dest(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
[all …]
Dbrw_compile_sf.c166 brw_CMP(p, vec4(brw_null_reg()), backface_conditional, c->det, brw_imm_f(0)); in do_twoside_color()
492 brw_MUL(p, brw_null_reg(), c->a1_sub_a0, c->dy2); in brw_emit_tri_setup()
498 brw_MUL(p, brw_null_reg(), c->a2_sub_a0, c->dx0); in brw_emit_tri_setup()
513 brw_null_reg(), in brw_emit_tri_setup()
587 brw_null_reg(), in brw_emit_line_setup()
677 brw_null_reg(), in brw_emit_point_sprite_setup()
738 brw_null_reg(), in brw_emit_point_setup()
760 struct brw_reg v1_null_ud = vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_UD)); in brw_emit_anyprim_setup()
Dbrw_vec4.h78 return dst_reg(brw_null_reg()); in dst_null_f()
83 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_DF)); in dst_null_df()
88 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in dst_null_d()
93 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_UD)); in dst_null_ud()
Dbrw_vec4_dead_code_eliminate.cpp108 inst->dst = dst_reg(retype(brw_null_reg(), inst->dst.type)); in dead_code_eliminate()
118 inst->dst = dst_reg(retype(brw_null_reg(), inst->dst.type)); in dead_code_eliminate()
Dbrw_fs_builder.h218 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_F)); in null_reg_f()
224 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_DF)); in null_reg_df()
233 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in null_reg_d()
242 return dst_reg(retype(brw_null_reg(), BRW_REGISTER_TYPE_UD)); in null_reg_ud()
Dbrw_vec4_generator.cpp348 brw_null_reg(), /* dest */ in generate_vs_urb_write()
363 brw_null_reg(), /* dest */ in generate_gs_urb_write()
403 brw_null_reg(), /* dest */ in generate_gs_thread_end()
506 final_write ? src1 : brw_null_reg(), /* dest == src1 */ in generate_gs_svb_write()
774 brw_set_dest(p, send, brw_null_reg()); in generate_tcs_urb_write()
998 brw_set_dest(p, send, brw_null_reg()); in generate_tcs_release_input()
1026 brw_null_reg(), /* dest */ in generate_tcs_thread_end()
1726 brw_null_reg()); in generate_code()
1728 generate_math_gen6(p, inst, dst, src[0], brw_null_reg()); in generate_code()
2110 brw_MOV(p, brw_null_reg(), stride(src[0], 0, 1, 0)); in generate_code()
Dbrw_fs_generator.cpp163 brw_reg = brw_null_reg(); in brw_reg_from_fs_reg()
405 devinfo->gen < 6 ? payload : brw_null_reg(); in generate_fb_write()
416 struct brw_reg v1_null_ud = vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_UD)); in generate_fb_write()
842 brw_set_dest(p, insn, brw_null_reg()); in generate_urb_write()
872 brw_set_dest(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_UW)); in generate_cs_terminate()
970 brw_inst *line = brw_LINE(p, brw_null_reg(), interp, in generate_linterp()
1003 i[0] = brw_LINE(p, brw_null_reg(), interp, delta_x); in generate_linterp()
1237 struct brw_reg src = brw_null_reg(); in generate_tex()
2223 src[0], brw_null_reg()); in generate_code()
2268 inst->ex_mlen > 0 ? src[3] : brw_null_reg()); in generate_code()
[all …]
Dbrw_fs_dead_code_eliminate.cpp100 inst->dst = fs_reg(spread(retype(brw_null_reg(), inst->dst.type), in dead_code_eliminate()
Dbrw_fs_register_coalesce.cpp299 mov[i]->dst = retype(brw_null_reg(), mov[i]->dst.type); in register_coalesce()
Dbrw_reg.h827 brw_null_reg(void) in brw_null_reg() function
Dbrw_vec4.cpp2068 reg = brw_null_reg(); in convert_to_hw_regs()
2133 reg = brw_null_reg(); in convert_to_hw_regs()
Dtest_eu_validate.cpp122 #define null brw_null_reg()
/external/mesa3d/src/intel/tools/
Di965_gram.y924 brw_set_src1(p, brw_last_inst, brw_null_reg());
1111 brw_set_src0(p, brw_last_inst, retype(brw_null_reg(),
1113 brw_set_src1(p, brw_last_inst, retype(brw_null_reg(),
1116 brw_set_dest(p, brw_last_inst, retype(brw_null_reg(),
1118 brw_set_src0(p, brw_last_inst, retype(brw_null_reg(),
1133 brw_set_dest(p, brw_last_inst, retype(brw_null_reg(),
1135 brw_set_src0(p, brw_last_inst, retype(brw_null_reg(),
1156 brw_set_src0(p, brw_last_inst, retype(brw_null_reg(),
1158 brw_set_src1(p, brw_last_inst, retype(brw_null_reg(),
1161 brw_set_dest(p, brw_last_inst, retype(brw_null_reg(),
[all …]
/external/igt-gpu-tools/assembler/
Dbrw_eu_emit.c1189 brw_set_src0(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1190 brw_set_src1(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1192 brw_set_dest(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1193 brw_set_src0(p, insn, vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_D))); in brw_IF()
1390 brw_set_src0(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1391 brw_set_src1(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1393 brw_set_dest(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1394 brw_set_src0(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ELSE()
1462 brw_set_src0(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ENDIF()
1463 brw_set_src1(p, insn, retype(brw_null_reg(), BRW_REGISTER_TYPE_D)); in brw_ENDIF()
[all …]
Dbrw_reg.h514 brw_null_reg(void) in brw_null_reg() function
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_ff_gs_emit.c197 : retype(brw_null_reg(), BRW_REGISTER_TYPE_UD), in brw_ff_gs_emit_vue()
362 brw_CMP(p, vec1(brw_null_reg()), BRW_CONDITIONAL_LE, in gen6_sol_program()
396 brw_CMP(p, vec8(brw_null_reg()), BRW_CONDITIONAL_EQ, in gen6_sol_program()
453 final_write ? c->reg.temp : brw_null_reg(), /* dest */ in gen6_sol_program()
502 brw_AND(p, retype(brw_null_reg(), BRW_REGISTER_TYPE_UD), in gen6_sol_program()
518 brw_AND(p, retype(brw_null_reg(), BRW_REGISTER_TYPE_UD), in gen6_sol_program()